

N32G05x Series Errata Manual V1.2.0

Content

| | | |
|----------|---|----------|
| 1 | Errata List | 1 |
| 2 | Reset and clock control (RCC) | 2 |
| 2.1 | HSE not fully started up, HSE_ready bit ready issue | 2 |
| 2.2 | LSI ready bit ready issue | 2 |
| 3 | Real Time Clock(RTC) | 2 |
| 3.1 | Tamper interrupt does not meet expectations..... | 2 |
| 4 | Analog to Digital Conversion(ADC) | 3 |
| 4.1 | When the ENDC flag is set, immediately read the ADC data register value for abnormal issues | 3 |
| 5 | I2C interface | 3 |
| 5.1 | STOP establishment time exceeds the minimum limit in standard mode | 3 |
| 6 | Timer | 3 |
| 6.1 | Timer 0% or 100% duty cycle PWM output mode switching..... | 3 |
| 7 | Chip Marking Information and Version Description | 5 |
| 8 | Version history | 6 |
| 9 | Notice | 7 |

1 Errata List

Table 1-1 Errata Overview

| Errata link | | Chip version |
|--|--|--------------|
| | | C version |
| chapter 2: Reset and clock control (RCC) | chapter 2.1: HSE not fully started up, HSE_ready bit ready issue | • |
| | chapter 2.2: LSI ready bit ready issue | • |
| chapter 3: Real Time Clock(RTC) | chapter 3.1: Tamper interrupt does not meet expectations | • |
| chapter 4: Analog to Digital Conversion(ADC) | chapter 4.1: When the ENDC flag is set, immediately read the ADC data register value for abnormal issues | • |
| chapter 5: I2C interface | chapter 5.1: STOP establishment time exceeds the minimum limit in standard mode | • |
| chapter 6: Timer | chapter 6.1: Timer 0% or 100% duty cycle PWM output mode switching | • |

•: There is this issue

-: There is no such issue

2 Reset and clock control (RCC)

2.1 HSE not fully started up, HSE_ready bit ready issue

Description

After enabling HSE, HSE did not fully vibrate, but HSE READY was set.

Solution

1. Capture the HSE/128 clock using TIM2_CH4, determine that HSE is fully oscillating, and add this code to the SDK. The maximum waiting time for determining whether HSE has fully started oscillating is 200ms. If it exceeds 200ms, HSI will be used as the system clock.

2.2 LSI ready bit ready issue

Description

The LSI ready bit cannot clear the issue in RUN mode.

Reason

1. In RUN mode, the LSI remains in the enabled state, the LSI enable bit is invalid, and the LSI remains in the ready state.

3 Real Time Clock(RTC)

3.1 Tamper interrupt does not meet expectations

Description

RTC intrusion pin rising/falling edge triggering tamper interrupt does not meet expectations, and there may be situations where it cannot be triggered or triggered incorrectly.

Solution

The RTC intrusion pin requires adding up/down resistors to the outer board level circuit.

4 Analog to Digital Conversion(ADC)

4.1 When the ENDC flag is set, immediately read the ADC data register value for abnormal issues

Description

After ENDC is set, immediately read the ADC data register, which may read the result of the previous conversion.

Solution

1. After the ENDC flag is set, delay by 8 ADC_CK clocks before reading the ADC data register;
2. In some scenarios, the ENDCA flag is used instead of the ENDC flag.

5 I2C interface

5.1 STOP establishment time exceeds the minimum limit in standard mode

Description

In host mode: When the communication rate is 100K and the clock extension of the slave is triggered, the STOP establishment time will be less than 4us.

Solution

Suggest reducing the communication speed to 50K or below according to the timing requirements of the slave peripheral devices.

6 Timer

6.1 Timer 0% or 100% duty cycle PWM output mode switching

Description


When TIM switches to PWM1/2 mode in other modes (except for freeze mode), if the PWM duty cycle is 100% or 0%, it cannot be successfully switched to PWM1/2 mode. At this time, when the PWM duty cycle is modified to non-100% or 0%, it can be successfully switched to PWM1/2 mode output.

Solution

When switching between the forced valid/forced invalid/channel matching valid/channel matching invalid mode and the PWM 1/2 mode with 100% or 0% duty cycle, achieve 100% or 0% duty cycle by modifying CCxP.

Switching from flipping mode to PWM 1/2 mode with 100% or 0% duty cycle, no solution available.

7 Chip Marking Information and Version Description



8 Version history

| Data | Version | Notes |
|------------|---------|---|
| 2024.7.18 | V1.0.0 | Initial version |
| 2024.11.29 | V1.1.0 | 1. Update marking information |
| 2026.1.5 | V1.2.0 | 1. Correction of newly added I2C interface issues 2. Add corrections to TIM issues 3. Update header/footer/notice |

9 Notice

This document is the exclusive property of NSING TECHNOLOGIES PTE. LTD. (Hereinafter referred to as NSING). This document, and the product of NSING described herein (Hereinafter referred to as the Product) are owned by NSING under the laws and treaties of Republic of Singapore and other applicable jurisdictions worldwide. The intellectual properties of the product belong to NSING Technologies Inc. and NSING Technologies Inc. does not grant any third party any license under its patents, copyrights, trademarks, or other intellectual property rights. Names and brands of third party may be mentioned or referred thereto (if any) for identification purposes only. NSING reserves the right to make changes, corrections, enhancements, modifications, and improvements to this document at any time without notice. Please contact NSING and obtain the latest version of this document before placing orders. Although NSING has attempted to provide accurate and reliable information, NSING assumes no responsibility for the accuracy and reliability of this document. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. In no event shall NSING be liable for any direct, indirect, incidental, special, exemplary, or consequential damages arising in any way out of the use of this document or the Product. NSING Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, 'Insecure Usage'. Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, all types of safety devices, and other applications intended to supporter sustain life. All Insecure Usage shall be made at user's risk. User shall indemnify NSING and hold NSING harmless from and against all claims, costs, damages, and other liabilities, arising from or related to any customer's Insecure Usage Any express or implied warranty with regard to this document or the Product, including, but not limited to. The warranties of merchantability, fitness for a particular purpose and non-infringement are disclaimed to the fullest extent permitted by law. Unless otherwise explicitly permitted by NSING, anyone may not use, duplicate, modify, transcribe or otherwise distribute this document for any purposes, in whole or in part.