

N32G430x6/x8

Product Brief

N32G430 series based on 32-bit ARM Cortex-M4F kernel, run up to 128MHz, support floating-point unit and DSP instructions, up to 64KB embedded flash, 16KB SRAM, integrated high-performance analog interface, built-in 1x12bit 4.7Msps ADC, 3x high-speed comparators, Integrated multi-channel U(S)ART, I2C, SPI, CAN and other digital communication interfaces.

Key features

CPU core

- 32-bit ARM Cortex-M4 + FPU, DSP instruction support
- Built-in 1KB instruction Cache, which support Flash acceleration unit to execute program 0 wait
- Run up to 128MHz, 160DMIPS

Encrypted memory

- Up to 64KByte of embedded Flash memory, supporting encrypted storage, multi-user partition management and data protection, 10,000 cycling and 10 years data retention.
- 16KByte of SRAM, retention in Stop2 mode, configurable in Standby mode

• Power consumption mode

- Support Run, Sleep, Stop0, Stop2, Standby mode

High-performance analog interface

- 1x 12bit 4.7Msps ADC, 12/10/8/6 bits configurable, up to 16 external single-ended input channels, 3 internal single-ended input channels, support differential mode
- 3x COMP (each comparator has an internal independent 6bit DAC)

Clock

- HSE: 4MHz~32MHz external high-speed crystal
- LSE: 32.768KHz external low-speed crystal
- HSI: Internal high-speed RC 8MHz
- LSI: Internal low speed RC 40KHz
- Built-in high speed PLL
- MCO: Support 2-way clock output, configurable SYSCLK, HSI, HSE, LSI, LSE, and PLL clock output that can be divided

Reset

- Supports power-on/power-off/external pin reset
- Support watchdog reset, software reset
- Support programmable voltage detection

• Up to 39+1 GPIOs are supported

Communication interface



- 4x U(S)ART interfaces, including 2x USART interfaces (supporting ISO7816, IrDA, LIN) and 2x UART interfaces
- 2x SPI interfaces, master mode up to 28Mbps(without CRC), 20Mbps(with CRC), slave mode up to 32Mbps, support I²S
- 2x I2C interfaces with a rate up to 1 MHz, which can be configured in master/slave mode and support dual address response in slave mode
- 1x CAN 2.0A/B bus interface, up to 1Mbps
- 1x DMA controller, each controller supports 8 channels, channel source address and destination address can be arbitrarily configurable
- 1x RTC real-time clock, support leap year perpetual calendar, alarm clock event, periodic wake up, support internal and external clock calibration
- 1x Beeper, support complementary output, 12mA output drive capability
- Timing counter
 - 2x 16-bit advanced timer counters, support input capture, complementary output, orthogonal encoding input, maximum control accuracy 7.8ns; Each timer has four independent channels, Timer1 supports 4 channels and 8 complementary PWM output, Timer8 supports 3 channels and 6 complementary PWM output
 - 4x 16-bit general purpose timer counters, each timer has 4 independent channels, support input capture/output comparison /PWM output
 - 1x 16-bit basic timer counter
 - 1x 16-bit low power timer counter, support single pulse and double pulse counting function, can work in STOP2 mode
 - 1x 24-bit SysTick
 - 1x 14-bit Window Watchdog (WWDG)
 - 1x 12-bit Independent Watchdog (IWDG)

Programming mode

- Support SWD/JTAG online debugging interface
- Supports UART Bootloader

Security features

- Flash Storage encryption, Multi-user partition Management Unit (MMU)
- CRC16/32 operation
- Support write protection (WRP), multiple read protection (RDP) levels (L0/L1/L2)
- Support safe start, program encryption download, security updates
- Support external clock failure detection, tamper detection

96-bit UID and 128-bit UCID

Working conditions

- Operating voltage range: 2.4V~3.6V
- Operating temperature range: -40°C ~ 105°C
- ESD: ±4KV (HBM model), ±2KV (CDM model)

Encapsulation



- LQFP32(7mm x 7mm)
- LQFP48(7mm x 7mm)
- QFN20(3mm x 3mm)
- QFN28(4mm x 4mm)
- QFN32(4mm x 4mm)
- **−** QFN48(6mm x 6mm)
- TSSOP20(6.5mm x 4.4mm)



1 Ordering Information

Figure 1-1 N32G430 Series Part Number Information




Table 1-1 N32G430 Series Ordering Code

Ordering code (1)	Package	Package size	Packaging (2)	SPQ ⁽³⁾	Temperature range	
N32G430C8L7	LQFP48	7mm*7mm	Tray	250	-40°C ~ 105°C	
N32G430C8Q7	QFN48	6mm*6mm	Tray	490	-40°C ~105°C	
N32G430K8L7	LQFP32	7mm*7mm	Tray	250	-40°C ~ 105°C	
N32G430K8L7R	LQFP32	7mm*7mm	Reel	2000	-40℃ ~105℃	
N32G430K8Q7	QFN32	4mm*4mm	Tray	490	-40°C ~105°C	
N32G430G8Q7	QFN28	4mm*4mm	Tray	490	-40°C ~105°C	
N32G430F8Q7	QFN20	3mm*3mm	Tray	490	-40°C ~105°C	
N32G430F8S7	TSSOP20	6.5mm*4.4mm	Tube	70	-40℃ ~105℃	
N32G430F8S7-1	TSSOP20	6.5mm*4.4mm	Tube	70	-40°C ~ 105°C	

- 1. For the latest detailed ordering information, please refer to the Selection Guide.
- 2. The packaging provided is the basic packaging. If user has any other requirements, please contact NSING.
- 3. Minimum packaging quantity.



2 List of devices

Table 2-1 N32G430 series resource configuration

				1 abic 2	2-1 N32U	+30 861168	resource	configuration				
Part	Number	N32G430F6S7 N32G430F6S7-1 ⁽¹⁾		N32G430 F6Q7	N32G430 F8Q7	N32G430 G6Q7		N32G430K6L7 N32G430K6Q7	N32G430 K8L7R		N32G430C6L7 N32G430C6Q7	N32G430C8L7
Flock composity (VD)				`			`	,		`	_ `	,
Flash capacity (KB) 32 64 32 64 32 64 64 64						32	64					
SRAM capacity (KB) 16						16	16					
CPU :	frequency	ARM Cortex-M4F @128MHz, 160DMIPS										
working	environment	nment 2.4~3.6V/-40~105°C										
	General						4					
Timer	Advanced	2 (Timer1 supports 4 channels and 8 complementary output, Timer8 supports 3 channels and 6 complementary output)										
Tin	Basic											
	LPTIM		1									
_	SPI		2									
tior	I2S	2										
STI												
nur terf	UART		1							2		
IIII :	USART	2										
ŭ	CAN 1											
BF	BEEPER 1											
GPIO			15+1			23-	+1			25+1	39	+1
Ι	OMA						1				I.	
Number	of Channels	8 Channel										
12bit ADC		1	[1					1			
Number	of channels	9Cha	annel	7Cha	nnel				10Channe	l	16Ch	annel
COMP 3												
security protection Read and write protection (RDP/WRP), storage encryption, partition protection, secure boot												
•	•	maa	OD20	O.E.	N20	OFF VO	100		LQFP32		LQF	FP48
Package	TSSC	OP20	QFN20	QFN28	N28		QFN32		QF	N48		


^{1.} PIN2/PIN3 of N32G430F6S7 and N32G430F8S7 are OSC_IN/OSC_OUT, PIN2/PIN3 of N32G430F6S7-1 and N32G430F8S7-1 are OSC32_IN/OSC32_OUT.



3 Package Information


3.1 LQFP32

3.1.1 LQFP32 Pinout






3.1.2 LQFP32 Package






3.2 LQFP483.2.1 LQFP48 Pinout






3.2.2 LQFP48 Package






3.3 QFN20 3.3.1 QFN20 Pinout






3.3.2 QFN20 Package






3.4 QFN283.4.1 QFN28 Pinout






3.4.2 QFN28 Package






3.5 QFN323.5.1 QFN32 Pinout






3.5.2 QFN32 Package






3.6 QFN483.6.1 QFN48 Pinout





3.6.2 QFN48 Package





3.7 TSSOP20 3.7.1 TSSOP20 Pinout

1				,
PD0-BOOT0	1		20	PA14
PD14-OSC_IN	2		19	PA13
PD15-OSC_OUT	3		18	PA10
NRST	4		17	PA9
VDDA	5	TCCOD10	16	VDD
PA0	6	TSSOP20	15	VSS
PA1	7		14	PB1
PA2	8		13	PA7
PA3	9		12	PA6
PA4	10		11	PA5
]


This pinout is for N32G430F6S7 and N32G430F8S7.

PD0-BOOT0	1		20	PA14
PC14-OSC32_IN	2		19	PA13
PC15-OSC32_OUT	3		18	PA10
NRST	4		17	PA9
VDDA	5	TSSOP20	16	VDD
PA0	6	1550120	15	vss
PA1	7		14	PB1
PA2	8		13	PA7
PA3	9		12	PA6
PA4	10		11	PA5
				J

This pinout is for N32G430F6S7-1 and N32G430F8S7-1.



3.7.2 TSSOP20 Package





4 Version history

Version	Date	Remark
V1.0	2022.4.21	Initial release
V1.1	2022.8.22	1. Delete MPU support
V1.2.0	2023.3.17	1. Modify SPI master mode speed discription
V2.0.0	2024.9.1	1. Modify Part number information to ordering information, modify ordering information table
V2.1.0	2025.9.16	 Modify the header and footer Modify Figure 1-1 Add N32G430K8L7R



5 Notice

This document is the exclusive property of NSING TECHNOLOGIES PTE. LTD. (Hereinafter referred to as NSING). This document, and the product of NSING described herein (Hereinafter referred to as the Product) are owned by NSING under the laws and treaties of Republic of Singapore and other applicable jurisdictions worldwide. The intellectual properties of the product belong to NSING Technologies Inc. and NSING Technologies Inc. does not grant any third party any license under its patents, copyrights, trademarks, or other intellectual property rights. Names and brands of third party may be mentioned or referred thereto (if any) for identification purposes only. NSING reserves the right to make changes, corrections, enhancements, modifications, and improvements to this document at any time without notice. Please contact NSING and obtain the latest version of this document before placing orders. Although NSING has attempted to provide accurate and reliable information, NSING assumes no responsibility for the accuracy and reliability of this document. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. In no event shall NSING be liable for any direct, indirect, incidental, special, exemplary, or consequential damages arising in any way out of the use of this document or the Product. NSING Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, Insecure Usage'. Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, all types of safety devices, and other applications intended to supporter sustain life. All Insecure Usage shall be made at user's risk. User shall indemnify NSING and hold NSING harmless from and against all claims, costs, damages, and other liabilities, arising from or related to any customer's Insecure Usage Any express or implied warranty with regard to this document or the Product, including, but not limited to. The warranties of merchantability, fitness for a particular purpose and non-infringement are disclaimed to the fullest extent permitted by law. Unless otherwise explicitly permitted by NSING, anyone may not use, duplicate, modify, transcribe or otherwise distribute this document for any purposes, in whole or in part.