

N32L40xx8/xB datasheet

N32L40x series based on 32-bit ARM Cortex-M4F kernel, run up to 64MHz, support floating-point unit and DSP instructions, up to 128KB embedded flash, 24KB SRAM, integrated high-performance analog interface, built-in 1x12bit 4.5Msps ADC, 2x independent rail-to-rail operational amplifiers, 2x high-speed comparators, 1x 1Msps 12bit DAC, Integrate up to 320 Segment LCD driver, Integrated multi-channel U(S)ART, I2C, SPI, USB, CAN and other digital communication interfaces, built-in hardware acceleration engine for cryptographic algorithm.

Key features

- **CPU core**
 - 32-bit ARM Cortex-M4 + FPU, single-cycle hardware multiplication and division instruction, support DSP instruction and MPU
 - Built-in 2KB instruction Cache, which support Flash acceleration unit to execute program 0 wait
 - Run up to 64MHz, 80DMIPS
- **Encrypted memory**
 - Up to 128KByte of embedded Flash memory, support encrypted storage, multi-user partition management and data protection, hardware ECC check, 100,000 cycling and 10 years data retention.
 - 256KByte Data Flash (some parts support)
 - 24KByte of SRAM, including 16Kbyte SRAM1(In STOP2 mode can be configured to retention) and 8 Kbyte SRAM2(In STANDBY and STOP2 mode can be configured to retention), support hardware parity check
- **Low power management**
 - STANDBY mode: 1.5uA, all backup registers retention, IO retention, optional RTC Run, 8KByte SRAM2 retention, fast wake up
 - STOP2 mode: 3uA, RTC Run, 8KByte SRAM2 retention, CPU register retention, IO retention, fast wake up
 - RUN mode: 60uA/MHz@64MHz
 - LPRUN mode: PLL off, MSI as the system master clock, MR off, LPR on, USB/CAN/SAC power off, other peripherals are optional
- **Segment LCD display driver, support up to 176 segments (4x44) or 320 segments (8x40)**
- **High-performance analog interface**
 - 1x 12bit 4.5Msps ADC, multiple precision configurable, sampling rate up to 8Msps in 6-bit mode, up to 16 external single-ended input channels, support differential mode
 - 2x rail-to-rail operational amplifiers with built-in maximum 32x programmable gain amplifier
 - 2x high-speed analog comparators, built-in 64-level adjustable comparison reference, COMP1 support working in STOP2 mode
 - 1x 12bit DAC, sampling rate 1Msps
 - Internal 2.048V independent reference voltage reference source
 - Internal integrated low-voltage detection unit
- **Clock**
 - HSE: 4MHz~32MHz external high-speed crystal
 - LSE: 32.768KHz External low-speed crystal
 - HSI: Internal high-speed RC 16MHz
 - MSI: Internal multi-speed RC 100K~4MHz
 - LSI: Internal low-speed RC 40KHz

- Built-in high speed PLL
- MCO: Support 1-channel clock output, which can be configured as low-speed or high-speed clock output
- **Reset**
 - Support power-on/brown-out/external pin reset
 - Support watchdog reset
- **Support up to 64 GPIOs**
- **Communication interface**
 - 5x U(S)ART interfaces, including 3x USART interfaces (support ISO7816, IrDA, LIN) and 2x UART interfaces
 - 1x LPUART, support wake-up MCU in STOP2 mode
 - 2x SPI interfaces, up to 16 Mbps, support I2S
 - 2x I2C interfaces, up to 1 MHz, master-slave mode is configurable, slave mode support dual-address response
 - 1x USB2.0 FS Device interface
 - 1x CAN 2.0A/B bus interface
- **1x DMA controller, each controller support 8 channels, channel source address and destination address can be arbitrarily configurable**
- **1x RTC real-time clock, support leap year perpetual calendar, alarm event, periodic wake up, support internal and external clock calibration**
- **Timing counter**
 - 2x 16-bit advanced timer counters, support input capture, complementary output, quadrature encoder input, maximum control accuracy 9.25ns; each timer has 4 independent channels, of which 3 channels support 6 complementary PWM outputs
 - 5x 16-bit general purpose timer counters, each timer has 4 independent channels, support input capture/output comparison/PWM output
 - 2x 16-bit basic timer counters
 - 1x 16-bit low-power timer counter, support double pulse counting function, can work in STOP2 mode
 - 1x 24-bit SysTick
 - 1x 7-bit Window Watchdog (WWDG)
 - 1x 12-bit Independent Watchdog (IWDG)
- **Programming mode**
 - Support SWD/JTAG online debugging interface
 - Support UART and USB Bootloader
- **Security features**
 - Built-in cryptographic algorithm hardware acceleration engine
 - Support AES, DES, TDES, SHA1/224/256, SM1, SM3, SM4, and SM7 algorithms
 - Flash storage encryption, Multi-user partition Management Unit (MMU)
 - TRNG true random number generator
 - CRC16/32 operation
 - Support write protection (WRP), multiple read protection (RDP) levels (L0/L1/L2)
 - Support security start-up, program encryption download, security update

- Support external clock failure detection, tamper detection
- **96-bit UID and 128-bit UCID**
- **Working conditions**
 - Operating voltage range: 1.8V~3.6V
 - Operating temperature range: -40°C ~ 105°C
 - ESD: ±4KV (HBM model), ±1KV (CDM model)
- **Encapsulation**
 - QFN32(4mm×4mm)
 - QFN32(5mm×5mm)
 - QFN48(6mm×6mm)
 - LQFP48(7mm×7mm)
 - QFN64(8mm×8mm)
 - LQFP64(7mm×7mm)
 - LQFP64(10mm×10mm)
 - LQFP80(12mm×12mm)
- **Ordering information**

Series	Part Number
N32L402	N32L402C8Q7, N32L402C8L7, N32L402R8L7, N32L402CBQ7, N32L402CBL7, N32L402RBL7, N32L402RDL7
N32L403	N32L403K8Q7, N32L403KBQ7, N32L403KBQ7-1 ⁽¹⁾
N32L406	N32L406C8Q7, N32L406R8Q7, N32L406CBQ7, N32L406CBL7, N32L406RBL7, N32L406RBQ7, N32L406MBL7, N32L406RDL7, N32L406CDL7, N32L406RBL7-1 ⁽²⁾

Note:

(1): The package is QFN32 (5mm x 5mm)

(2): The package is LQFP64(7mm x 7mm)

Contents

1	PRODUCT INTRODUCTION	10
1.1	LIST OF DEVICES	11
2	FUNCTION INTRODUCTION	13
2.1	PROCESSOR CORE.....	13
2.2	STORAGE.....	13
2.2.1	Embedded FLASH memory.....	14
2.2.2	Embedded SRAM	14
2.2.3	Nested vector interrupt controller (NVIC).....	14
2.3	EXTERNAL INTERRUPT/EVENT CONTROLLER (EXTI)	14
2.4	CLOCK SYSTEM	14
2.5	BOOT MODE	15
2.6	POWER SUPPLY SCHEME.....	16
2.7	RESET	16
2.8	PROGRAMMABLE VOLTAGE DETECTOR	16
2.9	VOLTAGE REGULATOR	16
2.10	LOW POWER MODE	16
2.11	DIRECT MEMORY ACCESS (DMA)	17
2.12	REAL TIME CLOCK (RTC).....	17
2.13	TIMER AND WATCHDOG	17
2.13.1	Low power timer (LPTIM).....	18
2.13.2	Basic timer (TIM6 and TIM7).....	18
2.13.3	General-purpose timer (TIMx)	18
2.13.4	Advanced control timer (TIM1 and TIM8)	19
2.13.5	SysTick timer (SysTick)	20
2.13.6	Watchdog (WDG)	20
2.14	I ² C BUS INTERFACE	20
2.15	UNIVERSAL SYNCHRONOUS/ASYNCHRONOUS TRANSCEIVER (USART)	22
2.16	LOW POWER ASYNCHRONOUS TRANSCEIVER (LPUART).....	23
2.17	SERIAL PERIPHERAL INTERFACE (SPI).....	24
2.18	SERIAL AUDIO INTERFACE (I ² S).....	25
2.19	CONTROLLER AREA NETWORK (CAN)	25
2.20	UNIVERSAL SERIAL BUS (USB)	26
2.21	GENERAL PURPOSE INPUT/OUTPUT INTERFACE (GPIO).....	26
2.22	SEGMENT LCD DRIVER (SEGMENT LCD)	27
2.23	ANALOG/DIGITAL CONVERTER (ADC)	28
2.24	OPERATIONAL AMPLIFIER (OPAMP)	29
2.25	ANALOG COMPARATOR (COMP)	29
2.26	DIGITAL/ANALOG CONVERTER (DAC)	30
2.27	TEMPERATURE SENSOR (TS).....	30
2.28	CYCLIC REDUNDANCY CHECK CALCULATION UNIT (CRC).....	30
2.29	ALGORITHMIC HARDWARE ACCELERATION ENGINE (SAC).....	31
2.30	UNIQUE DEVICE SERIAL NUMBER (UID).....	31
2.31	SERIAL SINGLE-WIRE JTAG DEBUG PORT (SWJ-DP)	31
3	PIN AND DESCRIPTION	32
3.1	PINOUTS.....	32
3.1.1	QFN32 (4mm x 4mm)	32
3.1.2	QFN32 (5mm x 5mm)	33
3.1.3	QFN48 (with LCD).....	34
3.1.4	LQFP48 (with LCD)	35
3.1.5	QFN64 (8mm x 8mm)	36
3.1.6	LQFP64 (7mm x 7mm).....	37
3.1.7	LQFP64 (10mm x 10mm).....	38
3.1.8	LQFP80 (12mm x 12mm).....	39
3.2	PIN DEFINITION	40

4	ELECTRICAL CHARACTERISTICS.....	47
4.1	PARAMETER CONDITIONS.....	47
4.1.1	Minimum and maximum values	47
4.1.2	Typical numerical value.....	47
4.1.3	Typical curve	47
4.1.4	Loading capacitor.....	47
4.1.5	Pin input voltage	47
4.1.6	Power supply scheme.....	48
4.1.7	Current consumption measurement.....	48
4.2	ABSOLUTE MAXIMUM RATING	49
4.3	OPERATING CONDITIONS	49
4.3.1	General operating conditions	49
4.3.2	Operating conditions at power-on and power-off	50
4.3.3	Embedded reset and power control module characteristics	50
4.3.4	Internal reference voltage.....	51
4.3.5	Power supply current characteristics.....	51
4.3.6	External clock source characteristics	54
4.3.7	Internal clock source characteristics	58
4.3.8	Time to wake up from low power mode	59
4.3.9	PLL characteristics.....	60
4.3.10	Code FLASH memory characteristics	60
4.3.11	Data FLASH memory characteristics	61
4.3.12	Absolute maximum (electrical sensitivity).....	61
4.3.13	I/O port characteristics.....	62
4.3.14	NRST pin characteristics	65
4.3.15	Timer and watchdog characteristics	66
4.3.16	I ² C Interface characteristics	67
4.3.17	SPI/I ² S interface characteristics.....	69
4.3.18	USB characteristics	73
4.3.19	Controller area network (CAN) interface characteristics	74
4.3.20	Electrical parameters of 12 bit analog-to-digital converter (ADC)	74
4.3.21	Internal reference source (V _{REFBUFF}) electrical parameters	78
4.3.22	12 bit DAC electrical parameters	79
4.3.23	Operational amplifier (OPAMP) electrical parameters	80
4.3.24	Comparator 2 (COMP2) electrical parameters	81
4.3.25	Comparator 1 (COMP1) electrical parameters	81
4.3.26	Liquid crystal display driver (Segment LCD) characteristics.....	82
4.3.27	Temperature sensor (TS) characteristics.....	83
5	PACKAGE INFORMATION	84
5.1	QFN32 (4MM X 4MM)	84
5.2	QFN32 (5MM X 5MM)	86
5.3	QFN48 (6MM X 6MM)	88
5.4	LQFP48 (7MM X 7MM)	90
5.5	QFN64 (8MM X 8MM)	92
5.6	LQFP64 (7MM X 7MM)	94
5.7	LQFP64 (10MM X 10MM)	96
5.8	LQFP80 (12MM X 12MM)	98
5.9	MARKING INFORMATION.....	100
6	ORDERING INFORMATION	101
7	VERSION HISTORY	103
8	NOTICE.....	107

List of Tables

Table 1-1 N32L40x series resource configuration	11
Table 2-1 Comparison of timer functions	17
Table 3-1 Pin definition	40
Table 4-1 Voltage characteristics	49
Table 4-2 Current characteristics.....	49
Table 4-3 Temperature characteristics	49
Table 4-4 General operating conditions	49
Table 4-5 Operating conditions at power-on and power-off	50
Table 4-6 Features of embedded reset and power control modules.....	50
Table 4-7 Internal reference voltage	51
Table 4-8 Maximum current consumption in operating mode where the data processing code is run from internal flash	52
Table 4-9 Maximum current consumption in sleep mode, code running in internal flash running.....	52
Table 4-10 Typical current consumption in operating mode, where data processing code is run from internal Flash	52
Table 4-11 Typical current consumption in sleep mode, data processing code is run from internal Flash.....	53
Table 4-12 Typical and maximum current consumption in LP_RUN and LP_SLEEP mode	53
Table 4-13 Typical and maximum current consumption in stop2 and standby mode	53
Table 4-14 High-speed external user clock features (Bypass mode).....	54
Table 4-15 Features of a low-speed external user clock (Bypass mode)	55
Table 4-16 HSE 4~32MHz oscillator characteristics ^{(1) (2)}	56
Table 4-17 LSE oscillator characteristics ($f_{LSE} = 32.768\text{kHz}$) ^{(1) (2) (4) (5)}	57
Table 4-18 MSI oscillator characteristics ⁽¹⁾	58
Table 4-19 HSI oscillator characteristics ^{(1) (2)}	59
Table 4-20 LSI oscillator characteristics ⁽¹⁾	59
Table 4-21 Wake time in low power mode.....	60
Table 4-22 PLL features.....	60
Table 4-23 Flash memory (Code) characteristics	60
Table 4-24 Flash (Code) endurance and data retention life	61
Table 4-25 Flash memory (Data) characteristics	61
Table 4-26 Flash (Data) endurance and data retention life	61
Table 4-27 Absolute maximum ESD value	62
Table 4-28 Electrical sensitivity	62
Table 4-29 I/O static characteristics.....	62
Table 4-30 IO output driving ability characteristics.....	63
Table 4-31 Output voltage characteristics	63
Table 4-32 Input/output AC characteristics ⁽¹⁾	64
Table 4-33 NRST pin characteristics	65
Table 4-34 TIM1/8 characteristics.....	66
Table 4-35 TIM2/3/4/5/6/7/9 characteristics	66
Table 4-36 LPTIMER characteristics	67
Table 4-37 IWDG counting maximum and minimum reset time (LSI = 40kHz)	67

Table 4-38 WWDG counting maximum and minimum reset time (APB1 PCLK1 = 16MHz)	67
Table 4-39 I ² C interface characteristics	68
Table 4-40 SPI characteristics ⁽¹⁾	69
Table 4-41 I ² S characteristics ⁽¹⁾	72
Table 4-42 USB startup time	73
Table 4-43 USB DC characteristics	74
Table 4-44 Full speed of USB electrical characteristics	74
Table 4-45 ADC characteristics	75
Table 4-46 ADC sampling time ⁽¹⁾⁽²⁾	76
Table 4-47 ADC accuracy-limited test conditions ^{(1) (2)}	77
Table 4-48 V _{REFBUFF} characteristics	78
Table 4-49 DAC characteristics ⁽¹⁾	79
Table 4-50 OPAMP characteristics ⁽¹⁾	80
Table 4-51 COMP2 characteristics	81
Table 4-52 COMP1 normal mode characteristics	81
Table 4-53 COMP1 low power mode characteristics	82
Table 4-54 LCD Controller characteristics	82
Table 4-55 Temperature sensor characteristics	83
Table 6-1 N32L40x Series Ordering Code	101

List of Figures

Figure 1-1 N32L40x series block diagram	10
Figure 2-1 Memory map	13
Figure 2-2 Clock tree	15
Figure 3-1 N32L403 (4mm x 4mm) series QFN32 pinout	32
Figure 3-2 N32L403 (5mm x 5mm) series QFN32 pinout	33
Figure 3-3 N32L402/N32L406 series QFN48 pinout	34
Figure 3-4 N32L402/N32L406 series LQFP48 pinout	35
Figure 3-5 N32L406 (8mm x 8mm) series QFN64 pinout	36
Figure 3-6 N32L406 (7mm x 7mm) series LQFP64 pinout	37
Figure 3-7 N32L402/N32L406 (10mm x 10mm) series LQFP64 pinout	38
Figure 3-8 N32L406 (12mm x 12mm) series LQFP80 pinout	39
Figure 4-1 Load conditions of pins	47
Figure 4-2 Pin input voltage	47
Figure 4-3 Power supply scheme	48
Figure 4-4 Current consumption measurement scheme	48
Figure 4-5 AC timing diagram of an external high-speed clock source	55
Figure 4-6 AC timing diagram of an external low speed clock source	56
Figure 4-7 typical application using 8MHz crystal	57
Figure 4-8 Typical application of 32.768kHz crystal	58
Figure 4-9 Definition of input/output AC characteristics	65
Figure 4-10 Recommended NRST pin protection	66
Figure 4-11 I ² C bus AC waveform and measuring circuit ⁽¹⁾	68
Figure 4-12 SPI timing diagram-slave mode and CPHA=0	70
Figure 4-13 SPI timing diagram-slave mode and CPHA=1 ⁽¹⁾	70
Figure 4-14 SPI timing diagram-master mode ⁽¹⁾	71
Figure 4-15 I ² S slave mode timing diagram (Philips Protocol) ⁽¹⁾	73
Figure 4-16 I ² S master mode timing diagram (Philips protocol) ⁽¹⁾	73
Figure 4-17 USB timing: definition of rise and fall time of data signal	74
Figure 4-18 ADC precision characteristics	77
Figure 4-19 Typical connection diagram using ADC	78
Figure 4-20 Decoupling circuit of power supply and reference power supply (V _{REF+} is connected to V _{DDA})	78
Figure 5-1 QFN32 (4mmx4mm) package outline	84
Figure 5-2 QFN32 (4mmx4mm) Recommended footprint ⁽¹⁾	85
Figure 5-3 QFN32 (5mmx5mm) package outline	86
Figure 5-4 QFN32 (5mmx5mm) Recommended footprint ⁽¹⁾	87
Figure 5-5 QFN48 (6mmx6mm) package outline	88
Figure 5-6 QFN48 (6mmx6mm) Recommended footprint ⁽¹⁾	89
Figure 5-7 LQFP48 (7mmx7mm) package outline	90
Figure 5-8 LQFP48 (7mmx7mm) Recommended footprint ⁽¹⁾	91
Figure 5-9 QFN64 (8mmx8mm) package outline	92


Figure 5-10 QFN64 (8mmx8mm) Recommended footprint ⁽¹⁾	93
Figure 5-11 LQFP64 (7mmx7mm) package outline	94
Figure 5-12 LQFP64 (7mmx7mm) Recommended footprint ⁽¹⁾	95
Figure 5-13 LQFP64 (10mmx10mm) package outline	96
Figure 5-14 LQFP64 (10mmx10mm) Recommended footprint ⁽¹⁾	97
Figure 5-15 LQFP80 (12mmx12mm) package outline	98
Figure 5-16 LQFP80 (12mmx12mm) Recommended footprint ⁽¹⁾	99
Figure 5-17 Marking information	100
Figure 6-1 N32L40x series part number information	101

1 Product introduction

N32L403 family of microcontrollers features a high-performance 32-bit ARM Cortex™-M4F core, integrated floating point operation unit (FPU) and digital signal processing (DSP), and supports parallel computing instructions. Maximum operating main frequency 64MHz, integrated up to 128KB of in-chip encrypted storage Flash, supports multi-user partition permission management, maximum 24KB of embedded SRAM, including 8KB of Retention RAM. It has an internal high speed AHB bus, two low speed peripherals clock bus APB and bus matrix. It supports up to 64 alternate I/Os and provides a rich array of high performance analog interfaces, including 1x 12-bit 4.5Mps ADC, up to 16 external input channels and 3 internal channels, and 1x 1Mps 12-bit DAC, integrates up to 320 Segment LCD driver interfaces. At the same time, it provides a variety of digital communication interfaces, including 5x U(S)ART, 1x LPUART, 2x I2C, 2x SPI/ I2S, 1x FS USB 2.0 device, 1x CAN 2.0B communication interface, built-in password algorithm hardware acceleration engine, supporting a variety of international and national encryption algorithm hardware acceleration.

N32L40x series products can work stably in the temperature range of -40 °C to +105 °C, supply voltage from 1.8V to 3.6V, provide a variety of power modes for users to choose, meet the requirements of low-power applications. This series of products are available in 32/48/64/80 pin package, according to the different package form, the device in the peripheral configuration is different.

Figure 1-1 N32L40x series block diagram



1.1 List of devices

Table 1-1 N32L40x series resource configuration

Part Number		N32L402C8/B		N32L402R8/B/D			N32L403K8/BQ7		N32L403KBQ7-1 ⁽⁵⁾		N32L406C8/B/D			N32L406R8/B/D			N32L406MB
Flash (KB)		64	128	64	128	128	64	128	128		64	128	128	64	128	128	128
Data Flash (KB)		No	No	No	No	256	No	No	No		No	No	256	No	No	256	No
SRAM (KB)		16	16	16	16	16	16	24	24		16	24	24	16	24	24	24
CPU frequency		ARM Cortex-M4 @ 64MHz, 80DMIPS															
Working environment		1.8~3.6V/-40~105°C															
Timer	General	5															
	Advanced	2															
	Basic	2															
	LPTIM	1															
Communication interface	SPI ⁽¹⁾	2		2			2		1		2						
	I2S ⁽¹⁾	2		2			2		1		2						
	I2C	2															
	UART	2															
	USART	3		3			2		2		3						
	LPUART	1															
	USB	1							No		1						
	CAN	No		No			1										
GPIO		38		52			26		29		38			52			64
DMA		1x															
Number of Channels		8 Channel															
12bit ADC		1x		1x			1x		1x		1x			1x			1x
Number of Channels		10Channel		16Channel			10Channel		10Channel		10Channel			16Channel			16Channel
12bit DAC		1x															
Number of Channels		1 Channel															
OPAMP/COMP		2/2		2/2			2/2		2/2		2/2			2/2			2/2
Segment LCD		4x20		4x34/8x30 ^{(2) (3)}			No				4x20		4x34/8x30 ^{(2) (3)}			4x44/8x40 ⁽³⁾	
Algorithm support		DES/TDES, AES, SHA1/SHA224/SHA256, SM1, SM3, SM4, SM7, CRC16/CRC32, TRNG															
Security protection		Read-write protection (RDP/WRP), storage encryption, partition protection, secure boot															

Package	LQFP48/QFN48	LQFP64	QFN32 ⁽⁴⁾	QFN32 ⁽⁵⁾	LQFP48/QFN48	LQFP64 ⁽⁶⁾ /QFN64	LQFP80
---------	--------------	--------	----------------------	----------------------	--------------	------------------------------	--------

1. SPI1 and SPI2 interfaces have the flexibility to switch between SPI mode and I2S audio mode.
2. LQFP64/QFN64 package version B chips do not support LCD 1/8 duty cycle mode (8x30).
3. In 1/8 duty cycle mode, version B and version C chip LCDs do not support 1/4 bias.
4. The package size is QFN32(4mm x 4mm).
5. The package size is QFN32(5mm x 5mm).
6. LQFP64 packages are available in two sizes (7mm x 7mm) and (10mm x 10mm), with the N32L406RBL7-1 package size being (7mm x 7mm) and the other model packages being (10mm x 10mm).

2 Function introduction

2.1 Processor core

The N32L40x family integrates the latest generation of embedded ARM Cortex™-M4F processors, enhanced computing power based on the Cortex™-M3 core, new floating point processing unit (FPU), DSP and parallel computing instructions, providing excellent performance of 1.25DMIPS/MHz. Its efficient signal processing capabilities are combined with the advantages of low power consumption, low cost, and ease of use of the Cortex-M family of processors to meet the requirements of a mixture of control and signal processing capabilities and easy to use applications.


The ARM Cortex™-M4F 32-bit compact instruction set processor provides excellent code efficiency.

Note: Cortex-M4F is backward compatible with Cortex-M3 code.

2.2 Storage

N32L40x series devices include embedded encrypted Flash memory and embedded SRAM.

Figure 2-1 Memory map



2.2.1 Embedded FLASH memory

Integrated from 64K to 128K bytes embedded encryption FLASH (FLASH), used to store programs and data, page size of 2Kbyte, supporting page erasing, word writing, word reading, half word reading, byte reading operations.

Support storage encryption protection, write automatic encryption, read automatic decryption (including program execution operation).

Support user partition management, can be divided into a maximum of three user partitions, different users cannot access each other's data (only executable code).

2.2.2 Embedded SRAM

The chip integrates a built-in SRAM of up to 24K bytes, including SRAM1 and SRAM2. The maximum size of SRAM1 is 16K bytes, and that of SRAM2 is 8K bytes. In STOP2 mode, SRAM1 and SRAM2 can retain data. In STANDBY mode, only SRAM2 can retain data.

2.2.3 Nested vector interrupt controller (NVIC)

Built-in nested vector interrupt controller, capable of handling up to 66 maskable interrupt channels (not including the 16 Cortex™-M4F interrupts) and 16 priorities.

- Tightly coupled NVIC enables low latency interrupt response processing
- Interrupt vector entry address directly into the kernel
- Tightly coupled NVIC interface
- Allows early handling of interrupts
- Handles late arriving higher-priority interrupts
- Support interrupt tail link function
- Automatically saves processor state
- Automatically resumes when the interrupt returns with no additional instruction overhead

This module provides flexible interrupt management with minimal interrupt latency.

2.3 External interrupt/event controller (EXTI)

The external interrupt/event controller contains 27 edge detectors for generating interrupt/event requests. Each interrupt line can be independently configured with its triggering event (rising edge or falling edge or bilateral edge) and can be individually shielded. There is a suspended register that maintains the state of all interrupt requests. EXTI can detect clock cycles with pulse widths smaller than internal APB2. Up to 64 universal I/O ports are connected to 16 external interrupts.

2.4 Clock system

The device provides a variety of clocks for users to choose from, including internal high speed RC oscillator HSI (16MHz), internal multi-speed clock MSI (100K~4MHz configurable), internal low speed clock LSI (40KHz), external high speed clock HSE (4MHz~32MHz), external low speed clock LSE (32.768KHz), PLL.

During reset, the internal MSI clock is set as the default CPU clock, and then the user can choose the external HSE clock with failure monitoring function. When an external clock failure is detected, it will be isolated, the system will automatically switch to MSI, and if interrupts are enabled, the software can receive the corresponding interrupt. Also, complete interrupt management of the PLL clock can be adopted when needed (such as when an indirectly used external oscillator fails).


MSI clock can be used to wake up quickly and execute instructions in STOP2 state, or provide clock for the system in low power operation state, and some other scenarios with low clock accuracy and high power consumption requirements.

The built-in clock security system detects whether the external HSE or LSE fails in real time. If the external clock fails, the system automatically switches to the internal clock and generates an interrupt alarm.

Multiple prescalers are used to configure the AHB frequency, high speed APB (APB2) and low speed APB (APB1) regions. AHB has a maximum frequency of 64MHz, APB2 has a maximum frequency of 32MHz and APB1 has a maximum frequency of 16MHz.

When using USB function (Only N32L403 and N32L406 series support USB), both HSE and PLL must be used and the CPU frequency must be 48MHz.

Figure 2-2 Clock tree



2.5 Boot mode

At BOOT time, the BOOT mode after reset can be selected with the BOOT0 pin and option byte BOOT configuration (USER2):

- Boot from program FLASH memory
- Boot from system memory
- Boot from internal SRAM

The Bootloader is stored in the system memory and can program the flash memory through USART1 or USB interface.

2.6 Power supply scheme

- $V_{DD} = 1.8\sim 3.6V$: The V_{DD} pin supplies power to the I/O pin and the internal voltage regulator.
- V_{LCD} supplies power to the Segment LCD module, and two power supply modes, internal and external, are configured through registers. When using LCD internal boost mode power supply, a 1uF capacitor must be connected to the V_{LCD} pin, or an external input power supply can be used directly to power the LCD module.
- $V_{SSA}, V_{DDA} = 1.8\sim 3.6V$: provides power supply for ADC, DAC, OPAMP and COMP. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS} respectively. See **Figure 4-3 Power supply scheme**.

2.7 Reset

POR and BOR circuits are integrated inside the device. This part of the circuit is always in working state to ensure that the system works stably when the power supply exceeds 1.8V. When V_{DD} falls below a set threshold ($V_{POR/BOR}$), place the device in the reset state without using an external reset circuit.

2.8 Programmable voltage detector

The device has a built-in programmable voltage detector (PVD), which monitors the power supply of V_{DD} and compares it with the threshold V_{PVD} . When V_{DD} is lower or higher than the threshold V_{PVD} , an interrupt will be generated. The interrupt handler can send a warning message, and the PVD function needs to be started through the program. See **Table 4-6** for values of $V_{POR/PDR}$ and V_{PVD} .

2.9 Voltage regulator

The voltage regulator has 2 control modes:

- Master mode, MCU run in RUN, SLEEP modes
- Low power mode, MCU run in LP RUN, LP SLEEP, STOP2, and STANDBY modes

The voltage regulator is always in the master mode after the MCU reset.

2.10 Low power mode

The N32L40x series supports five low-power modes.

- LP-RUN mode

In LP-RUN (Low Power RUN) mode, CPU running at MSI clock, executes programs in FLASH or SRAM, and PLL turned off. USB/CAN/algorithm (SAC) module turned off, other peripherals are configurable.

- SLEEP mode

In SLEEP mode, only CPU stop, all peripherals are configurable and can wake up the CPU when an interrupt/event occurs.

- LP-SLEEP mode

In LP-SLEEP (Low Power SLEEP) mode, CPU stop, PLL turned off, USB/CAN/SAC module turned off, other peripherals are configurable, and all IOs remain in the same state as in RUN mode.

- STOP2 mode

STOP2 mode is based on the Cortex®-M4F deep sleep mode, and all the core digital logic areas are powered off. Main voltage regulator (MR) is off, HSE/HSI/MSI/PLL is off. CPU register retention, LSE/LSI optional work, RCC retention, all GPIO retention, SRAM1 and SRAM2 optional retention, SPI, USART/UART, I2C, WWDG retention,

80 byte backup register retention, RET domain and low power supply domain work normally.

The microcontroller can be woken up from STOP2 mode by any signal configured as EXTI, which can be 16 external EXTI signals (I/O related), WKUP pin wakeup, RTC periodic wake up, RTC alarm, RTC tamper, RTC timestamp, NRST reset, IWDG reset.

■ STANDBY mode

In STANDBY mode, the current consumption is low. Internal voltage regulator is turned off, PLL, HSI RC oscillator and HSE crystal oscillator are also turned off, only LSE and LSI can optionally work. After entering STANDBY mode, main domain register contents will be lost, SRAM2 is optional, and the STANDBY circuit still works.

External reset signal on the NRST, IWDG reset, rising/falling edge on the WKUP pin, RTC alarm, RTC timestamp and RTC tamper can wake up the microcontroller from STANDBY mode.

Note: RTC, IWDG and corresponding clock can not be stopped when entering standby mode.

2.11 Direct memory access (DMA)

The device integrates a flexible general-purpose DMA controller that supports eight DMA channels to manage data transfers from memory to memory, peripherals to memory, and memory to peripherals. The DMA controller supports the management of ring buffers, avoiding interruptions when controller transfers reach the end of the buffer.

Each channel has dedicated hardware DMA request logic, and each channel can be triggered by software. The transmission length, source address and destination address of each channel can be set separately by software.

DMA can be used with major peripherals: SPI, I2C, USART, TIMx (general, basic and advanced timers), DAC, I2S and ADC.

2.12 Real time clock (RTC)

RTC is a set of continuously running counters with a built-in calendar clock module that provides a perpetual calendar function, as well as alarm interrupt and periodic interrupt (minimum 2 clock cycles) functions. The RTC will not be reset by the system or power reset source, nor will it be reset when woken up from STANDBY mode. The RTC can be driven by either a 32.768kHz external crystal oscillator, an internal low-power 40kHz RC oscillator, or a high-speed external clock with 128 frequency divisions. For application scenarios requiring very high timing accuracy, it is recommended to use an external 32.768kHz clock as the clock source. Meanwhile, to compensate for the clock deviation of natural crystal, a 256Hz signal can be output to calibrate the clock of RTC. The RTC has a 22-bit predivider for a time-based clock, which will produce a 1-second long time reference at 32.768kHz by default. In addition, RTC can be used to trigger wake up in low-power mode.

2.13 Timer and watchdog

Up to 2 advanced control timers, 5 general-purpose timers and 2 basic timers, 1 low power timer, 2 watchdog timers and 1 system tick timer.

The following table compares the functions of advanced control timer, general-purpose timer and basic timer:

Table 2-1 Comparison of timer functions

Timer	Counter resolution	Counter type	Prescaler factor	Generate DMA requests	Capture/compare channels	Complementary output
TIM1 TIM8	16	Up, down, up/down	Any integer between 1 and 65536	Y	4	Y
TIM2 TIM3 TIM4 TIM5 TIM9	16	Up, down, up/down	Any integer between 1 and 65536	Y	4	N

Timer	Counter resolution	Counter type	Prescaler factor	Generate DMA requests	Capture/compare channels	Complementary output
TIM6 TIM7	16	up	Any integer between 1 and 65536	Y	0	N

2.13.1 Low power timer (LPTIM)

The LPTIM is a 16-bit timer with multiple clock sources, it can keep running in all power modes except for Standby mode. LPTIM can run without internal clock source, it can be used as a “Pulse Counter”. Also, the LPTIM can wake up the system from low-power modes, to realize “Timeout functions” with extreme low power consumption.

Main features:

- 16-bit up counter
- 3-bit prescaler, 8 kinds of frequency division factors (1, 2, 4, 8, 16, 32, 64, 128)
- Multiple clock sources:
 - ◆ Internal clock source: LSE, LSI, HSI, PCLK1, COMP1_OUT or COMP2_OUT
 - ◆ External clock source: External clock source through LPTIM Input1 (operating without LP oscillator, for pulse counter applications)
- 16-bit auto-load register (LPTIM_ARR)
- 16-bit compare register (LPTIM_COMP)
- Continuous or one-shot mode counting mode
- Programmable software or hardware input trigger
- Programmable digital filter for glitch filtering
- Configurable output (square wave, PWM)
- Configurable IO polarity
- Encoder mode
- Pulse counting mode, support single pulse counting, double pulse counting (quadrature and non-quadrature)

2.13.2 Basic timer (TIM6 and TIM7)

Basic timers TIM6 and TIM7 each contain a 16-bit auto-reload counter. These two timers are independent of each other and do not share any resources. The basic timer can provide a time reference for general purpose timers, and in particular can provide a clock for a digital-to-analog converter (DAC). The basic timer is directly connected to the DAC inside the chip and drives the DAC directly through the trigger output.

Main features:

- 16-bit auto-reload up-counting counters
- 16-bit programmable prescaler. (The frequency division factor can be configured with any value between 1 and 65536)
- Synchronization circuit for triggering DAC
- The events that generate the interrupt/DMA are as follows:
 - ◆ Update event

2.13.3 General-purpose timer (TIMx)

The general-purpose timers (TIM2, TIM3, TIM4, TIM5 and TIM9) is mainly used in the following occasions: counting the input signal, measuring the pulse width of the input signal and generating the output waveform, etc.

Main features:

- 16-bit auto-reload counters. (It can realize up-counting, down-counting, up/down counting)
- 16-bit programmable prescaler. (The frequency division factor can be configured with any value between 1 and 65536)
- TIM2, TIM3, TIM4, TIM5 and TIM9 up to 4 channels
- Channel's working modes: PWM output, output compare, one-pulse mode output, input capture
- The events that generate the interrupt/DMA are as follows:
 - ◆ Update event
 - ◆ Trigger event
 - ◆ Input capture
 - ◆ Output compare
- Timer can be controlled by external signal
- Timers can be linked together internally for timer synchronization or chaining
- Incremental (quadrature) encoder interface: used for tracking motion and resolving rotation direction and position
- Hall sensor interface: used to do three-phase motor control
- Supports capture of internal comparator output signals. TIM9 supports capture of internal HSE, LSI, and LSE signals

2.13.4 Advanced control timer (TIM1 and TIM8)

The advanced control timers (TIM1 and TIM8) is mainly used in the following occasions: counting the input signal, measuring the pulse width of the input signal and generating the output waveform, etc. Advanced timers have complementary output function with dead-time insertion and break function. Suitable for motor control.

Main features:

- 16-bit auto-reload counters. (It can realize up-counting, down-counting, up/down counting)
- 16-bit programmable prescaler. (The frequency division factor can be configured with any value between 1 and 65536)
- Programmable Repetition Counter
- TIM1 and TIM8 up to 4 capture/compare channels:
 - ◆ PWM output
 - ◆ Output compare
 - ◆ One-pulse mode output
 - ◆ Input capture
- The events that generate the interrupt/DMA are as follows:
 - ◆ Update event
 - ◆ Trigger event
 - ◆ Input capture
 - ◆ Output compare
 - ◆ Break input
- Complementary outputs with adjustable dead-time
 - ◆ For TIM1 and TIM8, channel 1,2,3 support this feature
- Timer can be controlled by external signal

- Timers can be linked together internally for timer synchronization or chaining
- TIM1_CC5 and TIM8_CC5 for COMP blanking
- TIM1_CC6 is used to switch the input channel of OPAMP1 and OPAMP2; TIM8_CC6 can switch the input channel of OPAMP2
- Incremental (quadrature) encoder interface: used for tracking motion and resolving rotation direction and position
- Hall sensor interface: used to do three-phase motor control

2.13.5 SysTick timer (Systick)

This timer is dedicated to real-time operating systems and can also be used as a standard down-counter.

Main features:

- 24 bit down-counter
- Automatic reloading function
- A maskable system interrupt is generated when the counter is 0
- Programmable clock source

2.13.6 Watchdog (WDG)

Support for two watchdog independent watchdog (IWDG) and window watchdog (WWDG). Two watchdogs provide increased security, time accuracy, and flexibility in use.

Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit down-counter and a 3-bit prescaler. It is driven by a separate low-speed RC oscillator that remains active even if the master clock fails and operates in STOP2 and STANDBY modes. Once activated, if the dog is not fed (clears the watchdog counter) within the set time, the IWDG generates a reset when the counter counts to 0x000. It can be used to reset the entire system in the event of an application problem, or as a free timer to provide time-out management for applications. The option byte can be configured to start the watchdog software or hardware. Reset and low power wake up are available.

Window watchdog (WWDG)

A window watchdog is usually used to detect software failures caused by an application deviating from the normal running sequence due to external interference or unforeseen logical conditions. Unless the down-counter value is flushed before the T6 bit becomes 0, the watchdog circuit generates an MCU reset when the preset time period is reached. If the 7-bit down-counter value (in the control register) is flushed before the down-counter reaches the window register value, then an MCU reset will also occur. This indicates that the down-counter needs to be refreshed in a finite time window.

Main features:

- The clock of the window watchdog (WWDG) is obtained by dividing the APB1 clock frequency by 4096.
- Programmable free-running down-counter
- Reset condition:
 - ◆ When the down-counter is less than 0x40, a reset occurs (if the watchdog is started)
 - ◆ A reset occurs when the down-counter is reloaded outside the window (if the watchdog is started)
 - ◆ If the watchdog is enabled and interrupts are allowed, an early wake up interrupt (EWINT) occurs when the down-counter equals 0x40, which can be used to reload the counter to avoid WWDG reset

2.14 I²C bus interface

The device integrates up to two independent I2C bus interfaces, which provide multi-host function and control all I2C bus-specific timing, protocol, arbitration and timeout. Supports multiple communication rate modes (up to

1MHz), supports DMA operations and is compatible with SMBus 2.0. The I2C module provides multiple functions, including CRC generation and verification, SMBus (System Management Bus) and PMBus (Power Management Bus).

Main features:

- Multi-master function: this module can be used as master device or slave device
- I2C master device function:
 - ◆ Generate a clock
 - ◆ Generate start and stop signals
- I2C slave device function:
 - ◆ Programmable address detection
 - ◆ The I2C interface supports 7-bit or 10-bit addressing and dual-slave address response capability in 7-bit slave mode
 - ◆ Stop bit detection
- Generate and detect 7-bit/10-bit addresses and broadcast calls
- Support different communication speeds
 - ◆ Standard speed (up to 100 kHz)
 - ◆ Fast (up to 400 kHz)
 - ◆ Fast+ (up to 1MHz)
- Status flags:
 - ◆ Transmitter/receiver mode flag
 - ◆ Byte transfer complete flag
 - ◆ I2C bus busy flag
- Error flags:
 - Arbitration loss in master mode
 - ◆ Acknowledge (ACK) fail after address/data transfer
 - ◆ Error start or stop condition detected
 - ◆ Overrun or underrun when clock extending is disable
- Two interrupt vectors:
 - ◆ 1 interrupt for address/data communication success
 - ◆ 1 interrupt for an error
- Optional extend clock function
- DMA of single-byte buffers
- Generation or verification of configurable PEC(Packet error detection)
- In transmit mode, the PEC value can be transmitted as the last byte
- PEC error check for the last received byte
- SMBus 2.0 compatible
 - ◆ Timeout delay for 25ms clock low
 - ◆ 10ms accumulates low clock extension time of master device
 - ◆ 25ms accumulates low clock extension time of slave device

- ◆ PEC generation/verification of hardware with ACK control
- ◆ Support address resolution protocol (ARP)
- Compatible with the PMBus

2.15 Universal synchronous/asynchronous transceiver (USART)

N32L40x series products integrate up to 5 serial transceiver interfaces, including 3 universal synchronous/asynchronous transceivers (USART1, USART2 and USART3) and 2 universal asynchronous transceivers (UART4 and UART5). All five interfaces provide asynchronous communication, support for IrDA SIR ENDEC transmission codec, multi-processor communication mode, single-wire half-duplex communication mode, and LIN master/slave function.

The USART1, USART2, and USART3 interfaces have hardware CTS and RTS signal management, ISO7816-compatible smart card mode, and similar to SPI communication mode, all of which can use DMA operations.

Main features:

- Full duplex, asynchronous communication
- NRZ standard format
- Fractional baud rate generator system, baud rate programmable, used for sending and receiving
- Programmable data word length (8 or 9 bits)
- Configurable stop bit, supporting 1 or 2 stop bits
- LIN master's ability to send synchronous interrupts and LIN slave's ability to detect interrupts. When USART hardware is configured as LIN, it generates 13 bit interrupts and detects 10/11 bit interrupts
- Output clock for synchronous transmission
- IRDA SIR encoder decoder, supports 3/16 bit duration in normal mode
- Smart card simulation function:
 - ◆ The smart card interface supports the asynchronous smart card protocol defined in ISO7816-3
 - ◆ 0.5 and 1.5 stop bits for smart cards
- Single-wire half duplex communication
- Configurable multi-buffer communication using DMA, receiving/sending bytes in SRAM using centralized DMA buffer
- Independent transmitter and receiver enable bits
- Detect flag:
 - ◆ Receive buffer is full
 - ◆ Send buffer empty
 - ◆ Transmission complete
- Parity control:
 - ◆ Send parity bit
 - ◆ Check the received data
- Four error detection flags:
 - ◆ Overflow error
 - ◆ Noise error

- ◆ Frame error
- ◆ Parity error
- 10 USART interrupt sources with flags:
 - ◆ CTS change
 - ◆ LIN break detection
 - ◆ Send data register empty
 - ◆ Send complete
 - ◆ Received data register is full
 - ◆ Bus was detected to be idle
 - ◆ Overflow error
 - ◆ Frame error
 - ◆ Noise error
 - ◆ Parity error
- Multi-processor communication, if the address does not match, then enter the silent mode
- Wake up from silent mode (via idle bus detection or address flag detection)
- Mode configuration:

USART modes	USART1	USART2	USART3	UART4	UART5
Asynchronous mode	support	support	support	support	support
Hardware flow control	support	support	support	nonsupport	nonsupport
Multiple buffer communication (DMA)	support	support	support	support	support
Multiprocessor communication	support	support	support	support	support
Synchronous mode	support	support	support	nonsupport	nonsupport
Smart card	support	support	support	nonsupport	nonsupport
Half duplex (Single wire mode)	support	support	support	support	support
IrDA	support	support	support	support	support
LIN	support	support	support	support	support

2.16 Low power asynchronous transceiver (LPUART)

The device integrates a low-power asynchronous serial transceiver (LPUART), which can receive data in STOP2 state (maximum baud rate 9600) and wake up MCU after generating an interrupt event. In addition, by configuring the clock as a high-speed clock (such as APB or HSE clock), it can be used as a regular asynchronous serial port to support higher baud rate.

Main features:

- Provide standard asynchronous communication bits (start, parity, and stop bits)
 - ◆ Generates 1 start bit
 - ◆ Generates 1-bit parity bit (odd or even parity can be set) or no parity bit
 - ◆ Generates 1 stop bit
 - ◆ Bytes are transmitted from the lowest to the highest
- Support 32 bytes receive FIFO and 1 byte send FIFO
- Provides send mode control bits

- Programmable baud rate
- Full duplex communication
- Support data communication and error handling interruption
- Access to status bits can be done in two ways: query or interrupt
- Parity error flag
- Baud rate parameter register
- Support hardware flow control
- Support DMA data transfer
- Support the following interrupt event sources to wake up the MCU in STOP2 state:
 - ◆ Start bit detection
 - ◆ Receive buffer non-empty detection
 - ◆ Received the specified 1 bytes of data
 - ◆ Received the specified 4 bytes of data

2.17 Serial peripheral interface (SPI)

The device integrates two SPI interfaces, which allow the chip to communicate with peripheral devices in a half/full duplex, synchronous, serial manner. This interface can be configured in master mode and provides a communication clock (SCK) for external slave devices. Interfaces can also work in a multi-master configuration. It can be used for a variety of purposes, including two-line simplex synchronous transmission using a two-way data line, and reliable communication using CRC checks.

Main features:

- 3-wire full-duplex synchronous transmission
- Two-wire simplex synchronous transmission with or without a third bidirectional data line
- 8 or 16 bit transmission frame format selection
- Master or slave operations
- Support multi-master mode
- 8 master mode baud rate predivision frequency coefficient ($\text{Max } f_{\text{PCLK}}/2$)
- Slave mode frequency ($\text{Max } f_{\text{PCLK}}/2$)
- Fast communication between master mode and slave mode
- NSS can be managed by software or hardware in both master and slave modes: dynamic change of master/slave modes
- Programmable clock polarity and phase
- Programmable data order, MSB before or LSB before
- Dedicated send and receive flags that trigger interrupts
- SPI bus busy flag
- Hardware CRC for reliable communication:
 - ◆ In send mode, the CRC value can be sent as the last byte
 - ◆ In full-duplex mode, CRC is automatically performed on the last byte received
- Master mode failures, overloads, and CRC error flags that trigger interrupts

- Single-byte send and receive buffer with DMA capability: generates send and receive requests
- Maximum interface speed: 16Mbps

2.18 Serial audio interface (I²S)

I²S is a 3-pin synchronous serial interface communication protocol. The device integrates two standard I²S interfaces (multiplexed with SPI) and can operate in master or slave mode. The two interfaces can be configured for 16-bit, 24-bit or 32-bit transmission, or as input or output channels, supporting audio sampling frequencies from 8kHz to 96kHz. It supports four audio standards, including Philips I²S, MSB and LSB alignment, and PCM.

It can work in master and slave mode in half duplex communication. When it acts as a master device, it provides clock signals to external slave devices through an interface.

Main features:

- Simplex communication (send or receive only)
- Master or slave operations
- 8-bit linear programmable prescaler for accurate audio sampling frequencies (8KHz to 96KHz)
- The data format can be 16, 24, or 32 bits
- Audio channel fixed packet frame is 16 bit (16 bit data frame) or 32 bit (16, 24 or 32 bit data frame)
- Programmable clock polarity (steady state)
- The overflows flag bit in slave sending mode and the overflows flag bit in master/slave receiving mode
- 16-bit data registers are used for sending and receiving, with one register at each end of the channel
- Supported I²S protocols:
 - ◆ I²S Philips standard
 - ◆ MSB alignment standard (left aligned)
 - ◆ LSB alignment standard (right aligned)
 - ◆ PCM standard (16-bit channel frame with long or short frame synchronization or 16-bit data frame extension to 32-bit channel frame)
- The data direction is always MSB first
- Both send and receive have DMA capability
- The master clock can be output to external audio devices at a fixed rate of 256xFs(Fs is the audio sampling frequency)

2.19 Controller area network (CAN)

Device integrates a CAN bus interface compatible with 2.0A and 2.0B (active) specifications, with bit rates up to 1Mbps. It can receive and send standard frames with 11-bit identifiers, as well as extended frames with 29-bit identifiers.

Main features:

- Support CAN protocol 2.0A and 2.0B active mode
- Baud rate up to 1Mbps
- Supports time-triggered communication
- Send:
 - ◆ Three sending mailboxes

- ◆ The priority of sent packets can be configured by software
- ◆ Records the timestamp of the time when the SOF was sent
- Receive:
 - ◆ Level 3 depth of 2 receiving FIFO
 - ◆ Variable filter group
 - ◆ There are 14 filter groups
 - ◆ Identifier list
 - ◆ The FIFO overflow processing mode is configurable
 - ◆ Record the time stamp of the receipt of the SOF
- Time-triggered communication mode:
 - ◆ Disable automatic retransmission mode
 - ◆ 16-bit free run timer
 - ◆ Timestamp can be sent in the last 2 bytes of data
- Management:
 - ◆ Interrupt masking
 - ◆ The mailbox occupies a separate address space to improve software efficiency

2.20 Universal serial bus (USB)

Device is embedded with a full speed USB compatible device controller that follows the full speed USB device (12Mbit/s) standard. The endpoint can be configured by software and has suspend/resume function. The USB dedicated 48MHz clock is generated directly from the internal PLL.

Main features:

- Comply with the technical specifications of USB2.0 full-speed equipment
- 1 to 8 USB endpoints can be configured
- CRC(cyclic redundancy check) generation/check, reverse non-return to zero (NRZI) encoding/decoding and bit filling
- Double buffer mechanism for bulk/isochronous endpoints
- Support USB suspend/resume operation
- Frame lock clock pulse generation
- Integrated USB DP signal line pull-up 1.5K resistor (user can enable or disable through software control)

2.21 General purpose input/output interface (GPIO)

Up to 64 GPIO, which can be divided into four groups (GPIOA/GPIOB/GPIOC/GPIOD). Each group of GPIOA, GPIOB, GPIOC and GPIOD has 16 ports. Each GPIO pin can be configured by software as an output (push pull or open drain), input (with or without pull-up or pull-down), or alternate peripheral function port. Most GPIO pins are shared with digital or analog alternate peripherals, and some I/O pins are multiplexed with clock pins. All GPIO pins except ports with analog input capability have high current passing capability.

Main features:

- Each bit of the GPIO port can be configured separately by the software into multiple modes:
 - ◆ Input floating
 - ◆ Input pull up (weak pull up)
 - ◆ Input pull down (weak pull down)
 - ◆ Analog function
 - ◆ Open drain output
 - ◆ Push-pull output
 - ◆ Push-pull alternate function
 - ◆ Open drain alternate function
- General I/O (GPIO)
 - ◆ During and just after reset, the alternate function is not enabled, except for BOOT0 (which is an input pull-down), and the I/O port is configured to analog input mode
 - ◆ After reset, the default state of pins associated with the debug system is enable SWJ, the JTAG pin is placed in input pull-up or pull-down mode:
 - JTDI in pull-up mode
 - JTCK in pull-down mode
 - JTMS in pull-up mode
 - NJTRST in pull-up mode
 - ◆ When configured as output, values written to the output data registers are output to the appropriate I/O pins. Can be output in push pull mode or open drain mode
- Separate bit setting or bit clearing functions
- External interrupt/wake up: All ports have external interrupt capability. In order to use external interrupts, ports must be configured in input mode
- Alternate function: (port bit configuration register must be programmed before using default alternate function)
- GPIO lock mechanism, which freezes I/O configurations. When a LOCK is performed on a port bit, the configuration of the port bit cannot be changed until the next reset

2.22 Segment LCD driver (Segment LCD)

The LCD controller is suitable for monochrome passive Segment LCD, with a maximum of 8 common terminals (COM) and 44 Segment terminals (SEG), the specific number of terminals depends on the package of pin. The Segment LCD consists of a number of segments that can be turned on or off. Each segment contains a layer of liquid crystal molecules aligned between the two electrodes. The corresponding segment is visible when a voltage greater than the threshold voltage is applied to the liquid crystal. To avoid electrophoretic effects in the liquid crystal, the segment voltage must be AC. The LCD controller can work in low power mode except STANDBY mode.

Main features:

- Frame rate is configurable
- Duty cycle is configurable: static, 1/2, 1/3, 1/4 and 1/8 duty cycle are supported
- Voltage bias can be configured: static, 1/2, 1/3 and 1/4 bias are supported

- Double buffering mechanism allows the user to update the data (pixel active/inactive information) in the display memory registers at any time
- LCD power supply optional: add power supply from V_{LCD} pin (you can also connect V_{LCD} directly to VDD); Use a built-in DC-DC step-up converter (external 1 μ F capacitor is required)
- LCD clock source Optional: HSE/32, LSI, or LSE
- Two contrast control methods: adjust dead time of up to 7 phase cycles between frames; adjust V_{LCD} in $V_{LCDmin} \sim V_{LCDmax}$ range (when using internal step-up converter only)
- Built-in resistor network is used to generate LCD intermediate voltage, which can be configured by software to match the capacitive load of LCD panel
- Built-in voltage output buffer
- It can be displayed in SLEEP, LOW-POWER RUN, LOW-POWER SLEEP, and STOP2 modes. It can also be disabled in these modes for lower POWER consumption
- Built-in phase inversion reduces electromagnetic interference (EMI) and power consumption
- Support blink function: 1, 2, 3, 4, 8 or all pixels can blink at the specified frequency (0.5Hz, 1Hz, 2Hz or 4Hz)
- Pins used for SEG and COM functions should be configured with the appropriate AFIO

2.23 Analog/Digital converter (ADC)

The device supports a 12-bit 4.5MSPS sequential comparison ADC with a sampling rate of single-ended and differential inputs, measuring 16 external and 3 internal sources.

Main features:

- Support 12/10/8/6-bits resolution configurable
 - ◆ The maximum sampling rate at 12bit resolution is 4.57MSPS
 - ◆ The maximum sampling rate at 10bit resolution is 5.33MSPS
 - ◆ The maximum sampling rate at 8bit resolution is 6.4MSPS
 - ◆ The maximum sampling rate at 6bit resolution is 8MSPS
- ADC clock source is divided into working clock source, sampling clock source and timing clock source
 - ◆ AHB_CLK can be configured as the working clock source, up to 64MHz
 - ◆ PLL can be configured as a sampling clock source, up to 64MHZ, support 1, 2, 4, 6, 8, 10, 12, 16, 32, 64, 128, 256 frequency division
 - ◆ The AHB_CLK can be configured as the sampling clock source, up to 64MHz, and supports frequency 1,2,4,6,8,10,12,16,32
 - ◆ The timing clock is used for internal timing functions and the frequency must be configured to 1MHz
- Supports timer trigger ADC sampling
- Support 2.048V internal reference voltage $V_{REFBUFFER}$
- Interrupts when conversion ends, injection conversion ends, and analog watchdog events occur
- Single and continuous conversion modes
- Automatic scan mode from channel 0 to channel N
- Support for self-calibration
- Data alignment with embedded data consistency
- Sampling intervals can be programmed separately by channel

- Both regular conversions and injection conversions have external triggering options
- Continuous mode
- ADC power supply requirements: 1.8V to 3.6V
- ADC input range: $V_{REF-} \leq V_{IN} \leq V_{REF+}$
- ADC can use DMA operations, and DMA requests are generated during regular channel conversion
- Analog watchdog function can monitor one, multiple, or all selected channels with great precision. When the monitored signal exceeds the preset threshold, an interruption will occur

2.24 Operational amplifier (OPAMP)

The device integrates up to 2 independent operational amplifiers with multiple operating modes such as external amplifier, internal follower and programmable amplifier (PGA) (or both internal amplifier and external filter).

Main features:

- Support rail to rail input
- Forward and reverse input checkboxes
- OPAMP working mode can be configured as:
 - ◆ Independent mode (external gain setting)
 - ◆ PGA mode, programmable gain 2X, 4X, 8X, 16X, 32X
 - ◆ Follower mode
- The internally connected ADC channel is used to measure the output signal of the operational amplifier

2.25 Analog comparator (COMP)

The device integrates up to 2 comparators, among which COMP1 supports low power mode and can work in STOP2 state. It can be used as a separate device (all ports of the comparator are plugged into the I/O) or in combination with a timer. In the case of motor control, it can be combined with the PWM output from the timer to form periodic current control.

Main features:

- Rail to rail comparators are supported
- The reverse and forward sides of the comparator support the following inputs
 - ◆ Optional I/O
 - ◆ DAC channel output
 - ◆ Internal 64 level adjustable voltage input reference:
 - VREF1 is a low-power voltage reference source, which can only be used for COMP1
 - VREF2 is a non-low power voltage reference source, which can be used for COMP1 and COMP2
- Programmable hysteresis can be configured as no hysteresis, low hysteresis, medium hysteresis, and high hysteresis
- The comparator can output to EITHER I/O or timer input for triggering
 - ◆ Capture events
 - ◆ OCREF_CLR events (for periodic current control)

◆ The brake events

- The comparator supports output filtering, including analog and digital filtering
- COMP1/COMP2 can form a window comparator
- Support comparator output with blanking, you can choose forbidden energy blanking or Timer1_OC5, Timer8_OC5 as blanking input
- Each comparator can have interrupt wake up capability, support from SLEEP mode wake up, COMP1 can support under STOP2 wake up

2.26 Digital/Analog converter (DAC)

The device integrates a digital to analog converter (DAC), which is a 12-bit digital input and voltage output digital/analog converter with an output channel of built-in Buffer. DAC can be referenced via V_{DDA} or $V_{REFBUFFER}$.

Main features:

- An output channel for a built-in Buffer
- Configurable 8/12-bits output
- Configurable left and right data alignment in 12-bit mode
- Synchronous update function
- Generate noise wave
- Generate triangle wave
- DMA support
- External trigger for conversion

2.27 Temperature sensor (TS)

The temperature sensor generates a voltage that varies linearly with temperature in the range of $1.8V < V_{DDA} < 3.6V$. The temperature sensor is internally connected to the ADC_IN17 input channel for converting the output of the temperature sensor to digital values.

2.28 Cyclic redundancy check calculation unit (CRC)

Integrated CRC32 and CRC16 functions, the cyclic redundancy check (CRC) calculating unit is based on a fixed generation polynomial to obtain any CRC calculation results. In many applications, CRC-based techniques are used to verify data transfer or storage consistency. Within the scope of the EN/IEC 60335-1 standard, which provides a means of detecting flash memory errors, CRC cells can be used to calculate signatures of software in real time and compare them with signatures generated when linking and generating the software.

Main features:

- CRC16: supports polynomials $X^{16} + X^{15} + X^2 + 1$
- CRC32: supports polynomials $X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$
- CRC16 calculation time: 1 AHB clock cycles (HCLK)
- CRC32 calculation time: 1 AHB clock cycles (HCLK)
- The initial value for cyclic redundancy computing is configurable
- Support DMA mode

2.29 Algorithmic hardware acceleration engine (SAC)

Embedded algorithm hardware acceleration engine, support a variety of international algorithms and national cryptosymmetric cryptography algorithm and hash cryptography algorithm acceleration, compared with pure software algorithm can greatly improve the encryption and decryption speed.

The hardware supports the following algorithms:

- Supports DES symmetric algorithms
 - ◆ DES and 3DES encryption and decryption operations are supported
 - ◆ TDES supports 2KEY and 3KEY mode
 - ◆ Supports CBC and ECB mode
- Supports the SYMMETRIC AES algorithm
 - ◆ Supports 128bits, 192bits, or 256bits key length
 - ◆ Supports CBC, ECB, and CTR mode
- SHA hash algorithm is supported
 - ◆ Supports SHA1, SHA244, SHA256
- Supports the MD5 digest algorithm
- Supports symmetric SM1, SM4, SM7 algorithm and SM3 hash algorithm

2.30 Unique device serial number (UID)

N32L40x series products have two built-in unique device serial numbers of different lengths, which are 96-bit unique device ID (UID) and 128-bit unique customer ID (UCID). These two device serial numbers are stored in the system configuration block of flash memory. The information they contain is written at the time of delivery and is guaranteed to be unique to any of the N32L40x series microcontrollers under any circumstances and can be read by user applications or external devices through the CPU or JTAG/SWD interface and cannot be modified.

The 96-bit UID is usually used as a serial number or password. When writing flash memory, this unique identifier is combined with software encryption and decryption algorithm to further improve the security of code in flash memory. It can also be used to activate Secure Bootloader with security functions.

UCID is 128-bit, which complies with the definition of national technology chip serial number. It contains the information related to chip production and version.

2.31 Serial single-wire JTAG debug port (SWJ-DP)


Embedded ARM SWJ-DP interface, which is a combination of JTAG and serial single-wire debugging interface, can achieve serial single-line debugging interface or JTAG interface connection. The JTMS and JTCK signals of JTAG share pins with SWDIO and SWCLK respectively, and a special signal sequence on the JTMS pin is used to switch between JTAG-DP and SW-DP.

3 Pin and description

3.1 Pinouts


3.1.1 QFN32 (4mm x 4mm)

Figure 3-1 N32L403 (4mm x 4mm) series QFN32 pinout




3.1.2 QFN32 (5mm x 5mm)

Figure 3-2 N32L403 (5mm x 5mm) series QFN32 pinout




3.1.3 QFN48 (with LCD)

Figure 3-3 N32L402/N32L406 series QFN48 pinout




3.1.4 LQFP48 (with LCD)

Figure 3-4 N32L402/N32L406 series LQFP48 pinout




3.1.5 QFN64 (8mm x 8mm)

Figure 3-5 N32L406 (8mm x 8mm) series QFN64 pinout




3.1.6 LQFP64 (7mm x 7mm)

Figure 3-6 N32L406 (7mm x 7mm) series LQFP64 pinout




3.1.7 LQFP64 (10mm x 10mm)

Figure 3-7 N32L402/N32L406 (10mm x 10mm) series LQFP64 pinout



3.1.8 LQFP80 (12mm x 12mm)

Figure 3-8 N32L406 (12mm x 12mm) series LQFP80 pinout



3.2 Pin definition

For details of alternate functions for IO, please refer to the "Alternate function" section within the "GPIO and AFIO" chapter of the User Manual.

Table 3-1 Pin definition

QFN32	QFN32 ⁽¹⁾	QFN48	LQFP48	QFN64	LQFP64	LQFP80	Pin Name (after reset)	Type ⁽¹⁾	I/O structure ⁽²⁾	Fail-safe ⁽⁴⁾ support	Alternate function ⁽³⁾	Optional function
-	-	-	-	-	-	1	PD1 ⁽¹⁰⁾	I/O	TTa	Yes	TRACED0 LCD_SEG33	-
-	-	-	-	-	-	2	PD3 ⁽¹⁰⁾	I/O	TTa	Yes	TRACED1 USART2_CTS LCD_SEG34	-
-	-	1	1	1	1	3	VLCD	S	-	-	-	-
1	4	-	-	-	-	4	VDD	S	-	-	-	-
33	5	49	65	65	65	5	VSS	S	-	-	-	-
-	-	2	2	2	2	6	PC13-TAMPER- RTC ⁽¹⁰⁾	I/O	TTa	Yes	TIM1_CH1N LCD_SEG35 EVENTOUT	TAMP1-RTC RTC_OUT WKUP2
-	2	3	3	3	3	7	PC14- OSC32_IN	I/O	TTa	Yes	-	OSC32_IN
-	3	4	4	4	4	8	PC15- OSC32_OUT	I/O	TTa	Yes	-	OSC32_OUT
2	-	5	5	5	5	9	PD14-OSC_IN	I/O	TTa	No	USART2_TX I2C2_SDA TIM1_CH3N	OSC_IN
3	-	6	6	6	6	10	PD15-OSC_OUT	I/O	TTa	No	USART2_RX I2C2_SCL	OSC_OUT
4	6	7	7	7	7	11	NRST	I	-	-	-	-
-	-	-	-	8	8	12	PC0 ⁽¹⁰⁾	I/O	TTa	Yes	I2C1_SCL LPTIM_IN1 LCD_SEG18 EVENTOUT	ADC_IN11 ⁽⁹⁾
-	-	-	-	9	9	13	PC1 ⁽¹⁰⁾	I/O	TTa	Yes	LPTIM_OUT I2C1_SDA LCD_SEG19 EVENTOUT	ADC_IN12 ⁽⁹⁾
-	-	-	-	10	10	14	PC2 ⁽¹⁰⁾	I/O	TTa	Yes	LCD_SEG20 EVENTOUT LPTIM_IN2	ADC_IN13 ⁽⁹⁾
-	-	-	-	11	11	15	PC3 ⁽¹⁰⁾	I/O	TTa	Yes	LCD_SEG21 LPTIM_ETR EVENTOUT	ADC_IN14 ⁽⁹⁾
-	5	8	12	12	12	16	VSSA/VREF-	S	-	-	-	-
5	4	9	13	13	13	17	VDDA/VREF+	S	-	-	-	-
6	7	10	14	14	14	18	PA0	I/O	TTa	Yes	USART2_CTS LPUART_RX TIM2_CH1 TIMER2_ETR TIM5_CH1 TIM8_ETR SPI1_MISO I2S1_MCK EVENTOUT COMP1_OUT	ADC_IN1 ⁽⁸⁾ COMP1_INM COMP1_INP WKUP1 TAMP2-RTC
7	8	11	15	15	15	19	PA1	I/O	TTa	Yes	USART2_RTS LPUART_TX TIM5_CH2 TIM2_CH2	ADC_IN2 ⁽⁸⁾ COMP1_INP OPAMP1_VINP

QFN32	QFN32 ⁽¹⁾	QFN48	LOFP48	QFN64	LOFP64	LOFP80	Pin Name (after reset)	Type ⁽¹⁾	I/O structure ⁽²⁾	Fail-safe ⁽⁴⁾ support	Alternate function ⁽³⁾	Optional function
											LCD_SEG0 EVENTOUT	
8	9	12	16	20			PA2	I/O	TTa	Yes	USART2_TX TIM5_CH3 TIM2_CH3 LCD_SEG1 I2C2_SDA COMP2_OUT EVENTOUT	ADC_IN3 ⁽⁸⁾ OPAMP1_VOUT COMP1_INP ⁽⁶⁾ COMP2_INM
-	-	-	-	21			PD8 ⁽¹⁰⁾	I/O	TTa	Yes	LCD_SEG36	-
-	-	-	-	22			PD9 ⁽¹⁰⁾	I/O	TTa	Yes	LCD_SEG37	-
-	-	-	-	23			PD10 ⁽¹⁰⁾	I/O	TTa	Yes	LCD_SEG38	-
9	10	13	17	24			PA3	I/O	TTa	Yes	USART2_RX LPUART_RX TIM5_CH4 LCD_SEG2 I2C2_SCL EVENTOUT	ADC_IN4 ⁽⁸⁾ COMP1_INP ⁽⁷⁾ COMP2_INP OPAMP1_VINM
-	-	-	18	25			VSS	S	-	-	-	-
-	-	-	19	26			VDD	S	-	-	-	-
10	11	14	20	27			PA4	I/O	TTa	No	USART2_CK LPUART_TX I2C1_SCL SPI1_NSS I2S1_WS USART1_TX EVENTOUT	DAC_OUT ADC_IN5 ⁽⁸⁾ COMP1_INM COMP2_INM OPAMP1_VINP OPAMP2_VINP
11	12	15	21	28			PA5	I/O	TTa	Yes	SPI1_SCK I2C1_SDA I2S1_CK USART1_RX EVENTOUT	ADC_IN6 ⁽⁹⁾ COMP1_INM COMP2_INM OPAMP1_VINP OPAMP2_VINM
12	13	16	22	29			PA6	I/O	TTa	Yes	LPUART_CTS SPI1_MISO I2S1_MCK TIM8_BKIN TIM3_CH1 TIM1_BKIN LCD_SEG3 COMP2_OUT EVENTOUT	ADC_IN7 ⁽⁹⁾ OPAMP2_VOUT COMP2_INM COMP2_INP
13	14	17	23	30			PA7	I/O	TTa	Yes	SPI1_MOSI I2S1_SD TIM1_CH1N TIM8_CH1N TIM3_CH2 LCD_SEG4 COMP2_OUT EVENTOUT	ADC_IN8 ⁽⁹⁾ COMP2_INP OPAMP1_VINP OPAMP2_VINP
-	-	-	24	31			PC4 ⁽¹⁰⁾	I/O	TTa	Yes	LPUART_TX I2C1_SCL LCD_SEG22 EVENTOUT	ADC_IN15 ⁽⁹⁾
-	-	-	25	32			PC5	I/O	TTa	Yes	LPUART_RX I2C1_SDA LCD_SEG23 EVENTOUT	ADC_IN16 ⁽⁹⁾ OPAMP1_VINM OPAMP2_VINM

QFN32	QFN32 ⁽¹⁾	QFN48	LOFP48	QFN64	LOFP64	LOFP80	Pin Name (after reset)	Type ⁽¹⁾	I/O structure ⁽²⁾	Fail-safe ⁽⁴⁾ support	Alternate function ⁽³⁾	Optional function
14	15	18	26	33			PB0	I/O	TTa	Yes	TIM1_CH2N TIM3_CH3 TIM8_CH2N LCD_SEG5 UART4_TX EVENTOUT	ADC_IN9 ⁽⁹⁾ OPAMP2_VINM
15	16	19	27	34			PB1 ⁽¹⁰⁾	I/O	TTa	Yes	LPUART_RTS TIM1_CH3N TIM3_CH4 TIM8_CH3N LCD_SEG6 UART4_RX EVENTOUT	ADC_IN10 ⁽⁹⁾
-	17	20	28	35			PB2	I/O	TTa	No	LPTIM_OUT TIM9_ETR EVENTOUT	-
-	18	21	29	36			PB10	I/O	TTa	Yes	USART3_TX LPUART_TX I2C2_SCL LCD_SEG10 TIM2_CH3 EVENTOUT	COMP1_INP
-	-	22	30	37			PB11 ⁽¹⁰⁾	I/O	Tta	Yes	USART3_RX LPUART_RX I2C2_SDA TIM2_CH4 LCD_SEG11 EVENTOUT	-
-	-	-	-	38			PD11 ⁽¹⁰⁾	I/O	Tta	Yes	LCD_SEG39	-
16	-	23	31	39			VSS	S	-	-	-	-
-	-	24	32	40			VDD	S	-	-	-	-
-	-	25	33	41			PB12 ⁽¹⁰⁾	I/O	Tta	Yes	SPI2_NSS I2S2_WS I2C2_SMBA USART3_CK TIM1_BKIN LPUART_RTS LCD_SEG12 TIM9_CH1 EVENTOUT	-
-	19	26	34	42			PB13 ⁽¹⁰⁾	I/O	Tta	Yes	SPI2_SCK I2S2_CK USART3_CTS I2C2_SCL LPUART_CTS TIM1_CH1N LCD_SEG13 TIM9_CH2 EVENTOUT	-
-	-	27	35	43			PB14	I/O	Tta	Yes	SPI2_MISO I2S2_MCK TIM1_CH2N USART3_RTS I2C2_SDA LPUART_RTS LCD_SEG14 TIM9_CH3 EVENTOUT UART4_TX	OPAMP2_VINP

QFN32	QFN32 ⁽¹¹⁾	QFN48	LOFP48	QFN64	LOFP64	LOFP80	Pin Name (after reset)	Type ⁽¹⁾	I/O structure ⁽²⁾	Fail-safe ⁽⁴⁾ support	Alternate function ⁽³⁾	Optional function
-	-	28	36	44			PB15 ⁽¹⁰⁾	I/O	Tta	Yes	UART4_RX SPI2_MOSI I2S2_SD TIM1_CH3N LCD_SEG15 TIM9_CH4 EVENTOUT	-
17	-	-	-	45			VDD	S	-	-	-	-
-	-	-	-	46			VSS	S	-	-	-	-
-	20	-	37	47			PC6 ⁽¹⁰⁾	I/O	Tta	Yes	SPI2_NSS I2S2_WS TIM8_CH1 TIM3_CH1 LCD_SEG24 EVENTOUT	-
-	-	-	38	48			PC7 ⁽¹⁰⁾	I/O	Tta	Yes	SPI2_SCK I2S2_CK TIM3_CH2 TIM8_CH2 LCD_SEG25 EVENTOUT	-
-	-	-	39	49			PC8 ⁽¹⁰⁾	I/O	Tta	Yes	SPI2_MISO I2S2_MCK TIM8_CH3 TIM3_CH3 LCD_SEG26	-
-	-	-	40	50			PC9 ⁽¹⁰⁾	I/O	Tta	Yes	SPI2_MOSI I2S2_SD TIM3_CH4 TIM8_CH4 LCD_SEG27 EVENTOUT	-
18	21	29	41	51			PA8 ⁽¹⁰⁾	I/O	Tta	Yes	USART1_CK I2C2_SMBA TIM1_CH1 LCD_COM0 I2C2_SDA SPI1_NSS I2S1_WS MCO EVENTOUT	WKUP0 TAMP3-RTC
19	22	30	42	52			PA9 ⁽¹⁰⁾	I/O	Tta	Yes	USART1_TX I2C2_SCL TIM1_CH2 LCD_COM1 EVENTOUT	-
20	23	31	43	53			PA10 ⁽¹⁰⁾	I/O	Tta	Yes	USART1_RX I2C2_SDA SPI1_SCK SPI2_SCK I2S1_CK I2S2_CK TIM1_CH3 LCD_COM2 EVENTOUT	-
21	-	32	44	54			PA11 ⁽¹²⁾	I/O	Tta	No	USART1_CTS SPI2_MISO I2S2_MCK CAN_RX	USB_DM COMP2_INP

QFN32	QFN32 ⁽¹⁾	QFN48	LOFP48	QFN64	LOFP64	LOFP80	Pin Name (after reset)	Type ⁽¹⁾	I/O structure ⁽²⁾	Fail-safe ⁽⁴⁾ support	Alternate function ⁽³⁾	Optional function
											TIM1_CH4 COMP1_OUT EVENTOUT	
22	-	33	45	55			PA12 ⁽¹²⁾	I/O	Tta	No	USART1_RTS SPI2_MOSI I2S2_SD CAN_TX TIM1_ETR COMP2_OUT EVENTOUT	USB_DP COMP1_INP
23	24	34	46	56			PA13 ⁽¹⁰⁾	I/O	Tta	Yes	SWDIO-JTMS SPI2_NSS I2S2_WS EVENTOUT	-
-	-	35	47	57			VSS	S	-	-	-	-
-	-	36	48	58			VDD	S	-	-	-	-
-	-	-	-	59			PD12 ⁽¹⁰⁾	I/O	Tta	Yes	UART4_RX I2C1_SDA SPI2_SCK I2S2_CK EVENTOUT	-
-	-	-	-	60			PD13	I/O	Tta	Yes	UART4_TX I2C1_SCL EVENTOUT	OPA2_VINP
24	25	37	49	61			PA14 ⁽¹⁰⁾	I/O	Tta	Yes	SWCLK-JTCK USART2_CK I2C1_SDA COMP2_OUT	-
25	26	38	50	62			PA15	I/O	Tta	Yes	JTDI USART2_CTS I2C1_SCL SPI2_NSS I2S2_WS TIM2_CH1 TIM2_ETR LCD_SEG17 LCD_COM3 EVENTOUT	COMP2_INP
-	-	-	51	63			PC10 ⁽¹⁰⁾	I/O	Tta	Yes	USART3_TX UART4_TX LPUART_TX LCD_SEG28 LCD_SEG40 ⁽⁷⁾ LCD_COM4 ⁽⁷⁾ EVENTOUT	-
-	-	-	52	64			PC11 ⁽¹⁰⁾	I/O	Tta	Yes	USART3_RX UART4_RX LPUART_RX LCD_SEG29 LCD_SEG41 ⁽⁷⁾ LCD_COM5 ⁽⁷⁾ EVENTOUT	-
-	-	-	53	65			PC12 ⁽¹⁰⁾	I/O	Tta	Yes	USART3_CK UART5_TX LCD_SEG30 LCD_SEG42 ⁽⁷⁾ LCD_COM6 ⁽⁷⁾ EVENTOUT	-

QFN32	QFN32 ⁽¹⁾	QFN48	LOFP48	QFN64	LOFP64	LQFP80	Pin Name (after reset)	Type ⁽¹⁾	I/O structure ⁽²⁾	Fail-safe ⁽⁴⁾ support	Alternate function ⁽³⁾	Optional function
-	-	-	54	66			PD2 ⁽¹⁰⁾	I/O	Tta	Yes	TIM3_ETR UART5_RX LPUART_RTS LCD_SEG31 LCD_SEG43 ⁽⁷⁾ LCD_COM7 ⁽⁷⁾ EVENTOUT	-
26	27	39	55	67			PB3	I/O	Tta	Yes	USART2_RTS SPI1_SCK I2S1_CK TIM2_CH2 JTDO-TRACESWO LCD_SEG7 EVENTOUT	COMP1_INP COMP2_INM
27	28	40	56	68			PB4	I/O	Tta	Yes	USART2_TX SPI1_MISO I2S1_MCK TIM3_CH1 LCD_SEG8 UART5_TX EVENTOUT NJTRST	COMP1_INP
28	29	41	57	69			PB5	I/O	Tta	Yes	USART2_RX I2C1_SMBA SPI1_MOSI I2S1_SD TIM3_CH2 LCD_SEG9 UART5_RX LPTIM_IN1 EVENTOUT	COMP1_INM
29	30	42	58	70			PB6 ⁽¹⁰⁾	I/O	Tta	Yes	USART1_TX LPUART_TX I2C1_SCL SPI1_NSS I2S1_WS TIM1_CH2N TIM4_CH1 SPI2_SCK I2S2_CK LPTIM_ETR COMP1_OUT EVENTOUT	-
30	31	43	59	71			PB7	I/O	Tta	Yes	USART1_RX LPUART_RX I2C1_SDA TIM4_CH2 EVENTOUT LPTIM_IN2 PVD_IN	COMP2_INP
31	-	44	60	72			BOOT0/PD0 ⁽¹⁰⁾	I/O	Tta	Yes	LCD_SEG32	-
-	32	45	61	73			PB8 ⁽¹⁰⁾ (12)	I/O	Tta	Yes	I2C1_SCL CAN_RX TIM4_CH3 LCD_SEG16 USART1_TX UART5_TX COMP1_OUT EVENTOUT	-

QFN32	QFN32 ⁽¹⁾	QFN48	LOFP48	QFN64	LOFP64	LOFP80	Pin Name (after reset)	Type ⁽¹⁾	I/O structure ⁽²⁾	Fail-safe ⁽⁴⁾ support	Alternate function ⁽³⁾	Optional function
-	1	46	62	74			PB9 ⁽¹⁰⁾ (12)	I/O	Tta	Yes	I2C1_SDA CAN_TX TIM4_CH4 LCD_COM3 UART5_RX COMP2_OUT EVENTOUT	-
32	33	47	63	75			VSS	S	-	-	-	-
-	-	48	64	76			VDD	S	-	-	-	-
-	-	-	-	77			PD4	I/O	Tta	Yes	SPI1_SCK I2S1_CK LCD_SEG28 LCD_SEG40 ⁽⁶⁾ LCD_COM4 ⁽⁶⁾	COMP1_INM
-	-	-	-	78			PD5	I/O	Tta	Yes	SPI1_MISO I2S1_MCK LCD_SEG29 LCD_SEG41 ⁽⁶⁾ LCD_COM5 ⁽⁶⁾	COMP1_INP
-	-	-	-	79			PD6	I/O	Tta	Yes	SPI1_MOSI I2S1_SD LCD_SEG30 LCD_SEG42 ⁽⁶⁾ LCD_COM6 ⁽⁶⁾ TRACED2	COMP2_INM
-	-	-	-	80			PD7	I/O	Tta	Yes	SPI1_NSS I2S1_WS LCD_SEG31 LCD_SEG43 ⁽⁶⁾ LCD_COM7 ⁽⁶⁾ TRACED3	COMP2_INP

1. I = input, O = output, S = power supply.
2. Tta: 3.3V Standard IO.
3. This alternate function can be configured by the software to other pins (if the corresponding package model has such pins). For detailed information, please refer to the alternate function I/O chapter and debug setting chapter of the N32L40xxx user reference manual.
4. Fail-safe indicates that when the chip has no power input, a high input level is added to the IO. The high input level does not flood into the chip, resulting in a certain voltage on the power supply and current consumption.
5. QFN32 packages, N32L403 series is VDD, other series is VLCD.
6. Only applicable to version B chips, that is, the second character in the 8-bit code in the last line of the chip silkscreen is "B".
7. Applicable to C version and above chips, that is, the second character in the 8-bit code in the last line of the chip silk screen is not "B".
8. The corresponding ADC channel is a fast channel and supports a maximum sampling rate of 4.57MSPS (12Bit).
9. The corresponding ADC channel is a slow channel and supports a maximum sampling rate of 3.76MSPS (12Bit).
10. For 1G/1H version chip, no more than 4V can be tolerated on the pin.
11. The corresponding package is QFN32(5mm x5mm)
12. N32L402 series not support CAN module.
13. N32L406CDL7 internal Data-FLASH using SPI interface is SPI2 (NSS--PC6, SCK--PC7, MISO--PC8, MOSI--PC9, WP--PD8, HD--PD12), if MCU use SPI2 to communicate with peripheral, pay attention to switch IO.
14. N32L406RDL7/N32L402RDL7 internal Data-FLASH use SPI interface is SPI1 (NSS--PD7, SCK--PD4, MISO--PD5, MOSI--PD6, WP--PD8, HD--PD12), if MCU use SPI1 to communicate with peripheral, pay attention to switch IO.

4 Electrical characteristics

4.1 Parameter conditions

All voltages are based on V_{SS} unless otherwise specified.

4.1.1 Minimum and maximum values

Unless otherwise specified, all minimums and maximums will be guaranteed under the worst ambient temperature, supply voltage and clock frequency conditions by performing tests on 100% of the product on the production line at ambient temperatures $T_A = 25\text{ }^{\circ}\text{C}$.

Note at the bottom of each form that data obtained through comprehensive evaluation, design simulation and/or process characteristics will not be tested on the production; Base on comprehensive evaluation, the minimum and maximum values are obtained by taking the average of the samples tested and adding or subtracting three times the standard distribution (mean $\pm 3\sigma$).

4.1.2 Typical numerical value

Unless otherwise specified, typical data are based on $T_A = 25\text{ }^{\circ}\text{C}$ and $V_{DD} = 3.3\text{V}$. These data are for design guidance only and not tested.


4.1.3 Typical curve

Unless otherwise specified, typical curves are for design guidance only and not tested.

4.1.4 Loading capacitor

The load conditions for measuring pin parameters are shown in the figure below:


Figure 4-1 Load conditions of pins



4.1.5 Pin input voltage


The measurement of the input voltage on the pin is shown in the figure below:

Figure 4-2 Pin input voltage



4.1.6 Power supply scheme


Figure 4-3 Power supply scheme



Note: Please refer to the hardware design guide for the capacitor connection method. V_{REF} is only available for ADC and DAC.

4.1.7 Current consumption measurement

Figure 4-4 Current consumption measurement scheme



4.2 Absolute maximum rating

The load applied to the device may permanently damage the device if it exceeds the values given in the Absolute maximum rating list (Table 4-1, Table 4-2, Table 4-3). The maximum load that can be sustained is only given here, and it does not mean that the functional operation of the device under such conditions is correct. The reliability of the device will be affected when the device works for a long time under the maximum condition.

Table 4-1 Voltage characteristics

Symbol	Describe	Min	Max	Unit
$V_{DD} - V_{SS}$	External main supply voltage (including V_{DDA} and V_{DD}) ⁽¹⁾	-0.3	4.0	V
V_{IN}	Input voltage on other pins ⁽²⁾	$V_{SS} - 0.3$	$V_{DD} + 0.3$	
$ \Delta V_{DDx} $	Voltage difference between different supply pins	-	50	mV
$ V_{SSx} - V_{SS} $	Voltage difference between different ground pins	-	50	
$V_{ESD(HBM)}$	ESD Electrostatic discharge voltage (human body model)	See section 4.3.11		

1. All power (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the external power supply system within permissible limits.
2. V_{IN} shall not exceed its maximum value. Refer to Table 4-2 for current characteristics.

Table 4-2 Current characteristics

Symbol	Describe	Max ⁽¹⁾	Unit
I_{VDD}	Total current through V_{DD}/V_{DDA} power line (supply current) ^{(1) (4)}	200	mA
I_{VSS}	Total current through V_{SS} ground line (outflow current) ^{(1) (4)}	200	
I_{IO}	Output current sunk by I/O and control pins	12	
	Output current source by I/O and control pins	- 12	
$I_{INJ(PIN)}^{(2)(3)}$	Injection current on NRST pin	-5/0	
	Injection current on other pins	±5	

1. All power (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the external power supply system within permissible limits.
2. When $V_{IN} > V_{DD}$, there is a forward injection current; when $V_{IN} < V_{SS}$, there is a reverse injection current. $I_{INJ(PIN)}$ should not exceed its maximum value. Refer to Table 4-1 for voltage characteristics.
3. Reverse injection current can interfere with the analog performance of the device. See section 4.3.20.
4. When the maximum current occurs, the maximum allowable voltage drop of V_{DD} is $0.1V_{DD}$.

Table 4-3 Temperature characteristics

Symbol	Describe	Value	Unit
T_{STG}	Storage temperature range	- 40 ~ + 125	°C
T_J	Maximum junction temperature	125	°C

4.3 Operating conditions

4.3.1 General operating conditions

Table 4-4 General operating conditions

Symbol	Parameter	Condition	Min	Max	Unit
f_{HCLK}	Internal AHB clock frequency	-	0	64	MHz

f_{PCLK1}	Internal APB1 clock frequency	-	0	16	
f_{PCLK2}	Internal APB2 clock frequency	-	0	32	
V_{DD}	Standard operating voltage	-	1.8	3.6	V
V_{DDA}	Analog operating of working voltage	Must be the same potential as $V_{DD}^{(1)}$	1.8	3.6	V
T_A	Ambient temperature (temperature number 7)		- 40	105	°C
T_J	Junction temperature range	7 suffix version	- 40	125	°C

1. It is recommended that the same power supply be used to power the V_{DD} and V_{DDA} . During power-on and normal operation, a maximum of 300mV difference is allowed between the V_{DD} and V_{DDA} .

4.3.2 Operating conditions at power-on and power-off

The parameters given in the following table are based on the ambient temperatures listed in Table 4-4.

Table 4-5 Operating conditions at power-on and power-off

Symbol	Parameter	Condition	Min	Max	Unit
t_{VDD}	V_{DD} rise time rate	Supply voltage goes from 0 to V_{DD}	20	∞	$\mu s/V$
	V_{DD} fall time rate	Supply voltage drops from V_{DD} to 0	80	∞	

4.3.3 Embedded reset and power control module characteristics

The parameters given in the following table are based on the ambient temperature and V_{DD} supply voltage listed in Table 4-4.

Table 4-6 Features of embedded reset and power control modules

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{PVD}	Programmable voltage detector level selection	PVD0_rising	2.1	2.15	2.2	V
		PVD0_falling	2	2.05	2.1	V
		PVD1_rising	2.25	2.3	2.35	V
		PVD1_falling	2.15	2.2	2.25	V
		PVD2_rising	2.4	2.45	2.5	V
		PVD2_falling	2.3	2.35	2.4	V
		PVD3_rising	2.55	2.6	2.65	V
		PVD3_falling	2.45	2.5	2.55	V
		PVD4_rising	2.7	2.75	2.8	V
		PVD4_falling	2.6	2.65	2.7	V
		PVD5_rising	2.85	2.9	2.95	V
		PVD5_falling	2.75	2.8	2.85	V
		PVD6_rising	2.95	3	3.05	V
		PVD6_falling	2.85	2.9	2.95	V
$V_{PVDhyst}^{(1)}$	PVD hysteresis		-	100	-	mV
V_{BOR}	VDD Power on/off Reset threshold	POR0	1.6	1.64	1.68	V
		PDR0	1.58	1.62	1.66	V
		POR1	2.05	2.1	2.15	V
		PDR1	1.95	2	2.05	V
		POR2	2.25	2.3	2.35	V
		PDR2	2.15	2.2	2.25	V

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
		POR3	2.55	2.6	2.65	V
		PDR3	2.45	2.5	2.55	V
		POR4	2.85	2.9	2.95	V
		PDR4	2.75	2.8	2.85	V
TRSTTEMPO ⁽¹⁾	Reset duration		-	0.15		ms

1. Guaranteed by design, not tested in production.

4.3.4 Internal reference voltage

The parameters given in the following table are based on the ambient temperature and V_{DD} supply voltage listed in Table 4-4.

Table 4-7 Internal reference voltage

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{REFINT}	Internal reference voltage	$-40\text{ }^{\circ}\text{C} < T_A < +105\text{ }^{\circ}\text{C}$	1.164	1.20	1.236	V
$T_{S_vrefint}^{(1)}$	The sampling time of the ADC when reading the internal reference voltage	-	-	5.1	10 ⁽²⁾	μs

1. The shortest sampling time is obtained through multiple loops in the application.
2. Guaranteed by design, not tested in production.

4.3.5 Power supply current characteristics

Current consumption is a combination of several parameters and factors, including operating voltage, ambient temperature, load of I/O pins, software configuration of the product, operating frequency, turnover rate of I/O pins, program location in memory, and code executed.

The measurement method of current consumption is described in Figure 4-4.

All of the current consumption measurements given in this section are while executing a reduced set of code.

4.3.5.1 Maximum current consumption

The microcontroller is under the following conditions:

- All I/O pins are in input mode and are connected to a static level -- V_{DD} or V_{SS} (no load).
- All peripherals are disabled except otherwise noted.
- The access time of the flash memory is adjusted to the fastest operating frequency (0 waiting periods from 0 to 32MHz, 1 waiting period from 32 to 64MHz).
- Instruction prefetch is enabled (note: this parameter must be set before setting the clock and bus divider).
- When the peripheral is enable: $f_{PCLK1} = f_{HCLK}/4$, $f_{PCLK2} = f_{HCLK}/2$.

The parameters given in Table 4-8 and Table 4-9 are based on tests at the ambient temperature and V_{DD} supply voltage listed in Table 4-4.

Table 4-8 Maximum current consumption in operating mode where the data processing code is run from internal flash

Symbol	Parameter	Condition	f_{HCLK}	Typ ⁽¹⁾	Unit
				VDD=3.3V, T _A = 105°C	
I _{DD} ⁽²⁾	Supply current in operation mode	Internal clock, enable all peripherals	64MHz	6.0	mA
			32MHz	3.8	
		Internal clock, disable all peripherals	64MHz	4.0	
			32MHz	2.5	

1. Based on comprehensive evaluation, not tested in production.
2. Internal clock is 8MHz, enable PLL when $f_{HCLK} > 8\text{MHz}$.
3. N32L402RDL7, N32L406CDL7, N32L406RDL7 chip power consumption data does not include the power consumption of the internal Data-FLASH, Data-FLASH power consumption see Table 4-25.

Table 4-9 Maximum current consumption in sleep mode, code running in internal flash running

Symbol	Parameter	Conditions	f_{HCLK}	Typ ⁽¹⁾	Unit
				V _{DD} = 3.3V, T _A = 105°C	
I _{DD} ⁽²⁾	Supply current in sleep mode	Internal clock, enable all peripherals	64MHz	4.2	mA
			32MHz	2.5	
		Internal clock, disable all peripherals	64MHz	2.2	
			32MHz	1.6	

1. Based on comprehensive evaluation, not tested in production.
2. Internal clock is 8MHz, enable PLL when $f_{HCLK} > 8\text{MHz}$.
3. N32L402RDL7, N32L406CDL7, N32L406RDL7 chip power consumption data does not include the power consumption of the internal Data-FLASH, Data-FLASH power consumption see Table 4-25.

4.3.5.2 Typical current consumption

MCU is under the following conditions:

- All I/O pins are in input mode and are connected to a static level -- V_{DD} or V_{SS} (no load).
- All peripherals are disable unless otherwise noted.
- The access time of the flash memory is adjusted to the fastest operating frequency (0 waiting periods from 0 to 32MHz, 1 waiting period from 32 to 64MHz).
- Ambient temperature and V_{DD} supply voltage conditions are listed in Table 4-4.
- Instruction prefetch is enabled (note: this parameter must be set before setting the clock and bus divider). When the peripheral is turned on: $f_{PCLK1} = f_{HCLK} / 4$, $f_{PCLK2} = f_{HCLK} / 2$, $f_{ADCCLK} = f_{PCLK2} / 4$.

Table 4-10 Typical current consumption in operating mode, where data processing code is run from internal Flash

Symbol	Parameter	Conditions	f_{HCLK}	Typs ⁽¹⁾		Unit
				Enable all peripherals	Disable all peripherals	
I _{DD} ⁽²⁾	Supply current in operation mode	Internal clock	64MHz	5.9	3.7	mA
			32MHz	3.3	2.3	

1. Typical values are measured at T_A = 25°C and V_{DD} = 3.3V.
2. Internal clock is 8MHz, enable PLL when $f_{HCLK} > 8\text{MHz}$.
3. N32L402RDL7, N32L406CDL7, N32L406RDL7 chip power consumption data does not include the power consumption of the internal Data-FLASH, Data-FLASH power consumption see Table 4-25.

Table 4-11 Typical current consumption in sleep mode, data processing code is run from internal Flash

Symbol	Parameter	Condition	f _{HCLK}	Typ ⁽¹⁾		Unit
				Enable all peripherals ⁽²⁾	Disable all peripherals	
I _{DD} ⁽³⁾	Supply current in sleep mode	Internal clock	64MHz	3.8	2.0	mA
			32MHz	2.3	1.4	

- Typical values are measured at T_A = 25°C and V_{DD} = 3.3V.
- ADC additional 0.2mA current consumption is added. In the application environment, this part of the current is increased only when the ADC is turned on (set ADC_CTRL2.ON bit).
- Internal clock is 8MHz, enable PLL when f_{HCLK} > 8MHz.
- N32L402RDL7, N32L406CDL7, N32L406RDL7 chip power consumption data does not include the power consumption of the internal Data-FLASH, Data-FLASH power consumption see Table 4-25.

4.3.5.3 Low power mode current consumption

The microcontroller is under the following conditions:

- All I/O pins are in input mode and are connected to a static level of -V_{DD} or V_{SS} (no load).
- All peripherals are off disabled otherwise noted.

Table 4-12 Typical and maximum current consumption in LP_RUN and LP_SLEEP mode

Symbol	Parameter	Condition	Typ ⁽¹⁾		Unit
			V _{DD} = 3.3 V T _A = 25 °C	V _{DD} = 3.3 V T _A = 105 °C	
I _{DD_LPRUN}	Supply current in LP_RUN mode	MSI as the system clock, all peripherals off, FLASH in Low-Power mode, f _{MSI} = 100kHz	67.7	247.4	μA
		MSI as the system clock, all peripherals off, FLASH in Low-Power mode, f _{MSI} = 400kHz	78.5	264.2	
		MSI as the system clock, all peripherals off, FLASH in Low-Power mode, f _{MSI} = 1MHz	111.8	299	
		MSI as the system clock, all peripherals off, FLASH in Low-Power mode, f _{MSI} = 4MHz	265	446.6	
I _{DD_LPSLEEP}	Supply current in LP_SLEEP mode	MSI as the system clock, all peripherals off, FLASH in Low-Power mode, f _{MSI} = 100kHz	64.3	251	
		MSI as the system clock, all peripherals off, FLASH in Low-Power mode, f _{MSI} = 400kHz	69.8	257.4	
		MSI as the system clock, all peripherals off, FLASH in Low-Power mode, f _{MSI} = 1MHz	84.8	274.8	
		MSI as the system clock, all peripherals off, FLASH in Low-Power mode, f _{MSI} = 4MHz	155.6	344.4	

- Guaranteed by characterization, not tested in production.
- N32L402RDL7, N32L406CDL7, N32L406RDL7 chip power consumption data does not include the power consumption of the internal Data-FLASH, Data-FLASH power consumption see Table 4-25.

Table 4-13 Typical and maximum current consumption in stop2 and standby mode

Symbol	Parameter	Condition	Typ ⁽¹⁾		Unit
			V _{DD} = 3.3 V T _A = 25 °C	V _{DD} = 3.3 V T _A = 105 °C	
I _{DD_STOP2}	Supply current in Stop mode 2 (STOP2)	The external low-speed clock is on, the RTC is running, SRAM2 is on, all I/O states are on, and the independent watchdog is off	3 ⁽¹⁾	27 ⁽¹⁾	μA
I _{DD_STANDBY}	Supply current in STANDBY mode	Low speed internal RC oscillator and independent watchdog are on	1.6 ⁽¹⁾	7.6 ⁽¹⁾	

Symbol	Parameter	Condition	Typ ⁽¹⁾		Unit
			V _{DD} = 3.3 V T _A = 25 °C	V _{DD} = 3.3 V T _A = 105 °C	
		The low speed internal RC oscillator is on and the independent watchdog is off	1.5 ⁽¹⁾	7.5 ⁽¹⁾	
		The low speed internal RC oscillator and independent watchdog are closed, and the low speed oscillator and RTC are closed	1.4 ⁽¹⁾	7.3 ⁽¹⁾	

- Guaranteed by characterization, not tested in production.
- N32L402RDL7, N32L406CDL7, N32L406RDL7 chip power consumption data does not include the power consumption of the internal Data-FLASH, Data-FLASH power consumption see Table 4-25.

4.3.6 External clock source characteristics


4.3.6.1 High-speed external clock source (HSE)

The characteristic parameters given in the following table are measured using a high-speed external clock source, and the ambient temperature and supply voltage meet the conditions specified in Table 4-4.

Table 4-14 High-speed external user clock features (Bypass mode)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f _{HSE_ext}	User external clock frequency ⁽¹⁾	-	1	8	32	MHz
V _{HSEH}	OSC_IN Input pin high level voltage		0.8 V _{DD}	-	V _{DD}	V
V _{HSEL}	OSC_IN Input pin low level voltage		V _{SS}	-	0.3 V _{DD}	
t _{w(HSE)}	Time when OSC_IN is high or low ⁽¹⁾		16	-	-	ns
t _{r(HSE)} t _{f(HSE)}	OSC_IN rise or fall time ⁽¹⁾		-	-	20	
DuCy _(HSE)	Duty cycle	-	45	-	55	%
I _L	OSC_IN Input leakage current	V _{SS} ≤ V _{IN} ≤ V _{DD}	-	-	±1	μA

- Guaranteed by design, not tested in production.

Figure 4-5 AC timing diagram of an external high-speed clock source



4.3.6.2 Low-speed external clock source (LSE)

The characteristic parameters given in the following table are measured using a low speed external clock source, and the ambient temperature and supply voltage meet the conditions specified in Table 4-4.

Table 4-15 Features of a low-speed external user clock (Bypass mode)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{LSE_ext}	User external clock frequency ⁽¹⁾		0	32.768	1000	KHz
V_{LSEH}	OSC32_IN Input pin high level voltage		$0.7 V_{DD}$	-	V_{DD}	V
V_{LSEL}	OSC32_IN Input pin low level voltage		V_{SS}	-	200	mV
$t_{w(LSE)}$	OSC32_IN High or low time ⁽¹⁾		450	-	-	ns
$t_{r(LSE)}$ $t_{f(LSE)}$	OSC32_IN Rise or fall time ⁽¹⁾		-	-	50	
$DuCy_{(LSE)}$	Duty ratio		30	-	70	%
I_L	OSC32_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	± 1	μA

1. Guaranteed by design, not tested in production.

Figure 4-6 AC timing diagram of an external low speed clock source



High-speed external clock generated using a crystal/ceramic resonator

High speed external clocks (HSE) can be generated using an oscillator consisting of a 4~32MHz crystal/ceramic resonator. The information presented in this section is based on a comprehensive feature evaluation using typical external components listed in the table below. In applications, the resonator and load capacitance must be as close to the oscillator pins as possible to reduce output distortion and stabilization time at startup. For detailed crystal resonator parameters (frequency, package, accuracy, etc.), please consult the appropriate manufacturer. (The crystal resonator mentioned here is usually referred to as passive crystal oscillator)

Table 4-16 HSE 4~32MHz oscillator characteristics ^{(1) (2)}

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{OSC_IN}	Oscillator frequency		4	8	32	MHz
R_F	Feedback resistance		-	160	-	K Ω
i_2	HSE drive current	$V_{DD} = 3.3V$, $V_{IN} = V_{SS}$ 30 pf load	-	1.5	-	mA
g_m	Transconductance of the oscillator	Start the	-	10	-	mA/V
$t_{SU(HSE)}^{(3)}$	Startup time (8M crystal)	V_{DD} is stabilized	-	3	-	ms

1. The characteristic parameters of the resonator are given by the crystal/ceramic resonator manufacturer.
2. Guaranteed by characterization results, not tested in production.
3. $t_{SU(HSE)}$ is the start time, from the time when HSE is enabled by the software to the time when a stable 8MHz oscillation is obtained. This value is measured on a standard crystal resonator and can vary widely depending on the crystal manufacturer.

Figure 4-7 typical application using 8MHz crystal


1. The R_{EXT} value depends on the properties of the crystal. Typical values are 5 to 6 times R_s .
2. For C_{L1} and C_{L2} , it is recommended to use high quality ceramic dielectric vessels and to select crystals or resonators that meet the requirements. Usually C_{L1} and C_{L2} have the same parameters. Crystal manufacturers usually give parameters for load capacitance as serial combinations of C_{L1} and C_{L2} . When selecting C_{L1} and C_{L2} , the capacitance of PCB and MCU pins should be taken into account.

Low-speed external clock generated by a crystal/ceramic resonator

The low speed external clock (LSE) can be generated using an oscillator consisting of a 32.768 kHz crystal/ceramic resonator. The information presented in this section is based on a comprehensive feature evaluation using typical external components listed in Table 4-17. In applications, the resonator and load capacitance must be as close to the oscillator pins as possible to reduce output distortion and stabilization time at startup. For detailed crystal resonator parameters (frequency, package, accuracy, etc.), please consult the appropriate manufacturer. (The crystal resonator mentioned here is usually referred to as passive crystal oscillator)

Note: For C_{L1} and C_{L2} , it is recommended to use high quality ceramic dielectric containers, and to select crystals or resonators that meet the requirements. Usually C_{L1} and C_{L2} have the same parameters. Crystal manufacturers usually give parameters for load capacitance as serial combinations of C_{L1} and C_{L2} .


Load capacitance C_L is calculated by the following formula: $C_L = C_{L1} \times C_{L2} / (C_{L1} + C_{L2}) + C_{stray}$, where C_{stray} is the capacitance of the pin and the PCB or PCB-related capacitance.

For example: If a resonator with load capacitance $C_L = 6\text{pF}$ is selected and $C_{stray} = 2\text{pF}$, then $C_{L1} = C_{L2} = 8\text{pF}$.

Table 4-17 LSE oscillator characteristics ($f_{LSE} = 32.768\text{kHz}$) ^{(1) (2) (4) (5)}

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
R_F	Feedback resistance		-	5	-	$M\Omega$
g_m	Transconductance of the oscillator		-	15	-	$\mu\text{A/V}$
$t_{SU(LSE)}^{(3)}$	Startup time	V_{DD} is stabilized	-	2	-	s

1. Guaranteed by design, not tested in production.
2. See the cautions section at the top of this form.
3. $t_{SU(LSE)}$ is the starting time, which is the period from the LSE enabled by the software to the stable 32.768kHz oscillation. This value is measured on a standard crystal resonator and can vary widely depending on the crystal manufacturer.
4. Please refer to the LSE crystal selection guide.
5. In order to ensure the stability of crystal operation, do not turn the adjacent pins when crystal is working.

Figure 4-8 Typical application of 32.768kHz crystal


4.3.7 Internal clock source characteristics

The characteristic parameters given in the following table were measured using ambient temperature and supply voltage in accordance with Table 4-4.

4.3.7.1 Multi-speed internal (MSI) RC oscillator

Table 4-18 MSI oscillator characteristics ⁽¹⁾

Symbol	Parameter	Condition	Min	Typ	Max	Unit
f_{MSI}	Range 0	MSI Frequency after Factory calibration, done at $V_{DD} = 3.3V$ and $T_A = 27\text{ }^{\circ}C$	-	100	-	KHz
	Range 1		-	200	-	KHz
	Range 2		-	400	-	KHz
	Range 3		-	800	-	KHz
	Range 4		-	1	-	MHz
	Range 5		-	2	-	MHz
	Range 6		3.96 ⁽⁴⁾	4 ⁽⁴⁾	4.1 ⁽⁴⁾	MHz
$\Delta_{TEMP} (MSI)^{(2)}$	MSI oscillator frequency drift over temperature	$T_A = 0 \text{ to } 85\text{ }^{\circ}C$	-	$\pm 1\% @ 4M$ $\pm 1.2\% @ 100k$	-	%
		$T_A = -40 \text{ to } 105\text{ }^{\circ}C$	-	$\pm 2\% @ 4M$ $\pm 3\% @ 100k$	-	%
$\Delta_{VDD}(MSI)^{(2)}$	MSI oscillator frequency drift over V_{DD} (reference is 3 V)	Range 0, $V = 1.8V_{DD} \text{ to } 3.6V$	-	0.5 / - 1.5	-	%
		Range 6, $V = 1.8V_{DD} \text{ to } 3.6V$	-	0.5 / - 5	-	%
$t_{SU}(MSI)^{(3)}$	MSI oscillator start-up time	Range 0 / 100k	-	20	-	us
		Range 1 / 200k	-	12	-	us
		Range 2 / 400k	-	8	-	us
		Range 3 / 800k	-	6	-	us
		Range 4 / 1M	-	10	-	us
		Range 5 / 2M	-	7	-	us
		Range 6 / 4M	-	6	-	us
$I_{DD}(MSI)^{(3)}$	MSI oscillator power consumption	Range 0 / 100k	-	1.0	-	uA
		Range 1 / 200k	-	1.2	-	uA
		Range 2 / 400k	-	1.8	-	uA
		Range 3 / 800k	-	3.2	-	uA
		Range 4 / 1M	-	6	-	uA
		Range 5 / 2M	-	9	-	uA
		Range 6 / 4M	-	16	-	uA

1. $V_{DD} = 3.3V$, $T_A = -40\sim 105^\circ C$ unless otherwise specified.
2. This deviation range is the deviation of the oscillator after calibration;
3. Guaranteed by design, not tested in production.
4. After Reflow, the frequency will drift, and the maximum drift value is about 2.0%.

4.3.7.2 High speed internal (HSI) RC oscillator

Table 4-19 HSI oscillator characteristics ^{(1) (2)}

Symbol	Parameter	Condition	Min	Typ	Max	Unit
f_{HSI}	frequency	$V_{DD} = 3.3V$, $T_A = 25^\circ C$, after calibration	15.84 ⁽³⁾	16 ⁽³⁾	16.16 ⁽³⁾	MHz
ACC_{HSI}	Temperature drift of HSI oscillator	$V_{DD} = 3.3V$, $T_A = -40\sim 105^\circ C$, temperature drift	-2.5	-	2.5	%
		$V_{DD} = 3.3V$, $T_A = -10\sim 85^\circ C$, temperature drift	-1.5 ⁽⁴⁾	-	1.0 ⁽⁴⁾	
		$V_{DD} = 3.3V$, $T_A = 0\sim 70^\circ C$, temperature drift	-1.2 ⁽⁴⁾	-	0.7 ⁽⁴⁾	
$t_{SU(HSI)}$	HSI oscillator start time		-	-	5.0	μs
$I_{DD(HSI)}$	HSI oscillator power consumption		-	80 ⁽⁵⁾	100 ⁽⁵⁾	
			-	135 ⁽⁴⁾	160 ⁽⁴⁾	μA

1. $V_{DD} = 3.3V$, $T_A = -40\sim 105^\circ C$ unless otherwise specified.
2. Guaranteed by design, not tested in production.
3. After Reflow, the frequency will drift, and the maximum drift value is about +1.6%.
4. Applicable to version F and later versions.
5. Applicable to the previous version of version F.

4.3.7.3 Low speed internal (LSI) RC oscillator

Table 4-20 LSI oscillator characteristics ⁽¹⁾

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$f_{LSI}^{(2)}$	Output frequency	25°C calibration, $V_{DD} = 3.3V$	38	40	42	KHz
		$V_{DD} = 1.8V$ to $3.6V$, $T_A = -40 \sim 105^\circ C$	30	40	60	KHz
$t_{SU(LSI)}^{(2)}$	LSI oscillator startup time	-	-	40	80	μs
$I_{DD(LSI)}^{(2)}$	LSI oscillator power consumption	-	-	0.12	-	μA

1. $V_{DD} = 3.3V$, $T_A = -40\sim 105^\circ C$ unless otherwise specified.
2. Guaranteed by characterization results, not tested in production.

4.3.8 Time to wake up from low power mode

The wake-up time listed in **Table 4-21** is measured during the wake-up phase of an 8MHz HSI RC oscillator. The clock source used when waking up depends on the current operating mode:

- STOP2 or STANDBY mode: clock source is RC oscillator
- SLEEP mode: The clock source is the clock used to enter sleep mode

All times were measured using ambient temperature and supply voltage in accordance with Table 4-4.

Table 4-21 Wake time in low power mode

Symbol	Parameter	Typ	Unit
$t_{WUSLEEP}^{(1)}$	Wake up from SLEEP mode	10	HCLK ⁽²⁾
$t_{WUSLEEP}^{(1)}$	Wake up from Low-Power SLEEP mode	10	HCLK ⁽²⁾
$t_{WULPRUN}^{(1)}$	Wake up from Low-Power RUN mode	5.5	us ⁽²⁾
$t_{WUSTOP2}^{(1)}$	Wake up from STOP2 mode	12	us ⁽²⁾
$t_{WUSTDBY}^{(1)}$	Wake up from STANDBY mode	50	

1. The wake up time is measured from the start of the wake up event until the first instruction is read by the user program.
2. The wake up time is obtained when MSI = 4MHz. If MSI is in other gears, the wake up time will be increased.

4.3.9 PLL characteristics

The parameters listed in Table 4-22 are measured when the ambient temperature and power supply voltage meet the conditions in Table 4-4

Table 4-22 PLL features

Symbol	Parameter	Value			Unit
		Min	Typ	Max ⁽¹⁾	
f_{PLL_IN}	PLL PFD input clock ⁽²⁾	4	8	32	MHz
	PLL Input clock duty cycle	40	50	60	%
f_{PLL_OUT}	PLL output clock ⁽²⁾	32	-	64	MHz
t_{LOCK}	PLL Ready indicates signal output time ⁽³⁾	-	-	150	μs
Jitter	RMS cycle-to-cycle jitter @64MHz ⁽¹⁾	-	6	-	pS
I_{pll}	Operating Current of PLL @64MHz VCO frequency. ⁽¹⁾	-	448	-	uA

1. Based on comprehensive evaluation, not tested in production.
2. Care needs to be taken to use the correct frequency doubling factor to input the clock frequency according to PLL so that f_{PLL_OUT} is within the allowable range.
3. Guaranteed by design, not tested in production.

4.3.10 Code FLASH memory characteristics

Unless otherwise specified, all characteristic parameters are obtained at $T_A = -40 \sim 105^\circ\text{C}$.

Table 4-23 Flash memory (Code) characteristics

Symbol	Parameter	Condition	Min ⁽¹⁾	Typ ⁽¹⁾	Max ⁽¹⁾	Unit
t_{prog}	32-bit programming time	$T_A = -40 \sim 105^\circ\text{C}$	-	100	-	μs
t_{ERASE}	Page (2K bytes) erasure time	$T_A = -40 \sim 105^\circ\text{C}$	-	2	20	ms
t_{ME}	Mass erase time	$T_A = -40 \sim 105^\circ\text{C}$	-	-	100	ms
I_{DD}	The power supply current	Read mode, $f_{HCLK} = 64\text{MHz}$, 1 waiting cycles, $V_{DD} = 3.3\text{V}$	-	-	3.42	mA
		Write mode, $f_{HCLK} = 64\text{MHz}$, $V_{DD} = 3.3\text{V}$	-	-	6.5	mA
		Erase mode, $f_{HCLK} = 64\text{MHz}$, $V_{DD} = 3.3\text{V}$	-	-	4.5	mA
		Power-down/stop mode, $V_{DD} = 3.3 \sim 3.6\text{V}$	-	-	0.035	μA
V_{prog}	Programming voltage		1.8	-	3.6	V

1. Guaranteed by design, not tested in production.

Table 4-24 Flash (Code) endurance and data retention life

Symbol	Parameter	Condition	Min ⁽¹⁾	Unit
N _{END}	Endurance (note: erasure times)	T _A = -40~105 °C(7 suffix versions)	100	Kcycle
t _{RET}	Data retention period	10 kcycle ⁽²⁾ at T _A = 85 °C	30	Years
		10 kcycle ⁽²⁾ at T _A = 105 °C	20	
		10 kcycle ⁽²⁾ at T _A = 125 °C	10	

1. Based on comprehensive evaluation, not tested in production.
2. Cycling performed over the whole temperature range.

4.3.11 Data FLASH memory characteristics

Unless otherwise specified, all characteristic parameters are obtained at T_A = -40~105°C. This section applies only to N32L402RDL7, N32L406CDL7 and N32L406RDL7.

Table 4-25 Flash memory (Data) characteristics

Symbol	Parameter	Condition	Min ⁽¹⁾	Typ ⁽¹⁾	Max ⁽¹⁾	Unit
t _{prog}	Byte programming time	T _A = - 40 ~ 105 °C	-	100	150	μs
	Page programming time	T _A = - 40 ~ 105 °C	-	1.0	2.5	ms
t _{ERASE}	Sector (4K bytes) erasure time	T _A = - 40 ~ 105 °C	-	2.8	8	ms
	Block (32K bytes) erasure time	T _A = - 40 ~ 105 °C	-	2.8	8	ms
	Block (64K bytes) erasure time	T _A = - 40 ~ 105 °C	-	2.8	8	ms
t _{ME}	Chip erase time	T _A = - 40 ~ 105 °C	-	5	14	ms
I _{DD}	The power supply current	Read mode, V _{DD} = 3.3V	-	2.2	10.0	mA
		Write mode, V _{DD} = 3.3V	-	1.2	8.0	mA
		Erase mode (4K), V _{DD} = 3.3V	-	1.3	8.0	mA
		Erase mode (Chip erase), V _{DD} = 3.3V	-	1.0	8.0	mA
		DEEP SLEEP mode, V _{DD} = 3.3~3.6V	-	0.3	10	μA
		STANDBY mode, V _{DD} = 3.3~3.6V	-	8.0	150	μA
V _{prog}	Programming voltage		1.8	-	3.6	V

1. Guaranteed by design, not tested in production.

Table 4-26 Flash (Data) endurance and data retention life

Symbol	Parameter	Condition	Min ⁽¹⁾	Unit
N _{END}	Endurance (note: erasure times)	T _A = -40~105 °C(7 suffix versions)	100	Kcycle
t _{RET}	Data retention period	T _A = 105 °C	20	Years

1. Based on comprehensive evaluation, not tested in production.

4.3.12 Absolute maximum (electrical sensitivity)

Based on three different tests (ESD, LU), a specific measurement method is used to test the strength of the chip to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharge (a positive pulse followed by a negative pulse one second later) is applied to all pins of all samples, the size of which is related to the number of power pins on the chip (3 x (n+1) power pins). This test conforms to MIL-STD-883K Method 3015.9/ ESDA/JEDEC JS -002-2018 standard.

Table 4-27 Absolute maximum ESD value

Symbol	Parameter	Condition	Type	Max ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	T _A = +25 °C, In accordance with MIL-STD-883K Method 3015.9	2	4000	V
V _{ESD(CDM)}	Electrostatic discharge voltage (charging device model)	T _A = +25 °C, In accordance with ESDA/JEDEC JS -002-2018	II	1000	

1. Based on comprehensive evaluation, not tested in production.

Static switch lock

To evaluate the locking performance, two complementary static locking tests were performed on six samples:

- Supply voltage exceeding limit for each power pin.
- Current is injected into each input, output, and configurable I/O pin.

This test conforms to JEDEC78E IC latch standard.

Table 4-28 Electrical sensitivity

Symbol	Parameter	Condition	Type
LU	Static locking classes	T _A ⁽¹⁾ = +85 °C, in accordance with JEDEC78E	II class A
		T _A ⁽²⁾ = +25 °C, in accordance with JEDEC78E	

1. Applicable to version F and later versions.
2. Applicable to the previous version of version F.

4.3.13 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters listed in the following table are measured according to the conditions in Table 4-4. All I/O ports are CMOS and TTL compatible.

Table 4-29 I/O static characteristics

Symbol	Parameter	Condition	Min	Typ	Max	Unit
V _{IL}	Input low level voltage	TTL port	V _{SS}	-	0.8	V
V _{IH}	Input high level voltage		2	-	V _{DD}	
V _{IL}	Input low level voltage	CMOS port	V _{SS}	-	0.35V _{DD}	
V _{IH}	Input high level voltage		0.65 V _{DD}	-	V _{DD}	
V _{hys}	Schmidt trigger voltage lag ^{(1) (5)}	-	0.1	-	-	V
V _{hys}	Schmidt trigger voltage lag ^{(1) (6)}	V _{DD} =3.3V/2.5V	0.2	-	-	
		V _{DD} =1.8V	0.1 V _{DD}	-	-	
I _{lkg}	Input leakage current ⁽²⁾	V _{DD} = Maximum V _{PAD} = 0 or V _{PAD} = V _{DD}	-1	-	+1	μA
I _{lkg, fail-safe}	Input leakage current ⁽³⁾	V _{DD} = 0, V _{PAD} = 3.63V or V _{DD} < V _{PAD}	-1	-	+1	μA
R _{PU}	Weak pull-up equivalent resistance ⁽⁴⁾	V _{DD} = 3.3V, V _{IN} = V _{SS}	90	-	170(190 ⁽⁷⁾)	KΩ
		V _{DD} = 2.5V, V _{IN} = V _{SS}	95	-	310	

		$V_{DD} = 1.8V, V_{IN} = V_{SS}$	135	-	500	
R_{PD}	Weak pull-down equivalent resistance ⁽⁴⁾	$V_{DD} = 3.3V, V_{IN} = V_{DD}$	75(90 ⁽⁷⁾)	-	235(200 ⁽⁷⁾)	
		$V_{DD} = 2.5V, V_{IN} = V_{DD}$	85	-	315	
		$V_{DD} = 1.8V, V_{IN} = V_{DD}$	120	-	495	
C_{IO}	Capacitance of I/O pins	-	-	5	-	pF

1. The hysteresis voltage of Schmitt trigger switching level. Based on comprehensive evaluation, not tested in production.
2. The leakage current may be higher than the maximum if there is reverse current in adjacent pins.
3. Not support fail-safe Ios include PD14, PD15, PA11, PA12, PA4, PB2.
4. Pull-up and pull-down resistors are implemented with a switchable PMOS/NMOS.
5. Applicable to version F and later versions.
6. Applicable to the previous version of version F.
7. Applicable to version F and later versions.

All I/O ports are CMOS and TTL compatible (no software configuration required) and their features take into account most of the strict CMOS process or TTL parameters:

- For V_{IH} :
 - If V_{DD} is between [1.8V~3.08V]; Use CMOS features but include TTL.
 - If V_{DD} is between [3.08V~3.6V]; Use TTL features but include CMOS.
- For V_{IL} :
 - If V_{DD} is between [1.8V~2.28V]; Use TTL features but include CMOS.
 - If V_{DD} is between [2.28V~3.60V]; Use CMOS features but include TTL.

Output drive current

GPIO (universal input/output port) can absorb or output up to +/-12mA current. In the user application, the number of I/O pins must ensure that the drive current does not exceed the absolute maximum ratings given in Section 4.2.

Output voltage

Unless otherwise specified, the parameters listed in Table 4-31 were measured using ambient temperature and V_{DD} supply voltage in accordance with Table 4-4. All I/O ports are CMOS and TTL compatible.

Table 4-30 IO output driving ability characteristics

Drive class	$I_{OH}^{(1)}$, $V_{DD}=3.3V$	$I_{OL}^{(1)}$, $V_{DD}=3.3V$	$I_{OH}^{(1)}$, $V_{DD}=2.5V$	$I_{OL}^{(1)}$, $V_{DD}=2.5V$	$I_{OH}^{(1)}$, $V_{DD}=1.8V$	$I_{OL}^{(1)}$, $V_{DD}=1.8V$	Unit
2	-2	2	-1.5	1.5	-1.2	1.2	mA
4	-4	4	-3	3	-2.5	2.5	mA
8	-8	8	-7	7	-5	5	mA
12	-12	12	-11	11	-7.5	7.5	mA

1. Guaranteed by design, not tested in production.

Table 4-31 Output voltage characteristics

Symbol	Parameter	Condition	Min	Max	Unit
$V_{OL}^{(1)}$	Output low level	$V_{DD} = 3.3V$, $I_{OL}^{(3)} = 2mA, 4mA, 8mA, \text{ and } 12mA$	V_{SS}	0.4	V
		$V_{DD} = 2.5V$, $I_{OL}^{(3)} = 1.5mA, 3mA, 7mA, \text{ and } 11mA$	V_{SS}	0.4	
		$V_{DD} = 1.8V$, $I_{OL}^{(3)} = 1.2mA, 2.5mA, 5mA, \text{ and } 7.5mA$	V_{SS}	$0.2 * V_{DD}$	
	Output high level	$V_{DD} = 3.3V$, $I_{OH}^{(3)} = -2mA, -4mA, -8mA, \text{ and } -12mA$	2.4	V_{DD}	

$V_{OH}^{(2)}$		$V_{DD} = 2.5\text{ V},$ $I_{OH}^{(3)} = -1.5\text{mA}, -3\text{mA}, -7\text{mA}, \text{ and } -11\text{mA}$	2	V_{DD}	
		$V_{DD} = 1.8\text{ V},$ $I_{OH}^{(3)} = -1.2\text{mA}, -2.5\text{mA}, -5\text{mA}, \text{ and } -7.5\text{mA}$	$0.8 * V_{DD}$	V_{DD}	

1. The current I_{IO} absorbed by the chip must always follow the absolute maximum rating given in Table 4-2, and the sum of I_{IO} (all I/O pins and control pins) must not exceed I_{VSS} .
2. The current I_{IO} output from the chip must always follow the absolute maximum rating given in Table 4-2, and the sum of I_{IO} (all I/O pins and control pins) must not exceed I_{VDD} .
3. Actual driving ability see Table 4-30.

Input/output AC characteristics

The definitions and values of the input and output AC characteristics are given in Figure 4-9 and Table 4-32 respectively.

Unless otherwise specified, the parameters listed in Table 4-32 were measured using ambient temperature and supply voltage in accordance with Table 4-4.

Table 4-32 Input/output AC characteristics ⁽¹⁾


GPIOn_DS.Dsy[1:0] Configuration	Symbol	Parameter	Condition	Min	Max	Unit
00 (2mA)	$f_{\max(IO)out}$	Maximum frequency ⁽²⁾	$C_L = 5\text{pF}, V_{DD} = 3.3\text{V}$	-	64	MHz
			$C_L = 5\text{pF}, V_{DD} = 2.5\text{V}$	-	50	
			$C_L = 5\text{pF}, V_{DD} = 1.8\text{V}$	-	30	
	$t_{(IO)out}$	Output delay (A to pad)	$C_L = 5\text{pF}, V_{DD} = 3.3\text{V}$	-	3.66	ns
			$C_L = 5\text{pF}, V_{DD} = 2.5\text{V}$	-	4.72	
			$C_L = 5\text{pF}, V_{DD} = 1.8\text{V}$	-	7.12	
	$t_{(IO)in}$	Input delay (pad to Y)	$C_L = 50\text{fF}, V_{DD} = 2.97\text{V}, V_{DDD} = 0.81\text{V}$ Input characteristics at 1.8V and 2.5V are derated	-	1.2	ns
10 (4mA)	$f_{\max(IO)out}$	Maximum frequency ⁽²⁾	$C_L = 10\text{pF}, V_{DD} = 3.3\text{V}$	-	64	MHz
			$C_L = 10\text{pF}, V_{DD} = 2.5\text{V}$		60	
			$C_L = 10\text{pF}, V_{DD} = 1.8\text{V}$		40	
	$t_{(IO)out}$	The output delay (A to pad)	$C_L = 10\text{pF}, V_{DD} = 3.3\text{V}$	-	3.5	ns
			$C_L = 10\text{pF}, V_{DD} = 2.5\text{V}$		4.5	
			$C_L = 10\text{pF}, V_{DD} = 1.8\text{V}$		6.74	
	$t_{(IO)in}$	Input delay (pad to Y)	$C_L = 50\text{fF}, V_{DD} = 2.97\text{V}, V_{DDD} = 0.81\text{V}$ Input characteristics at 1.8V and 2.5V are derated	-	1.2	
01 (8mA)	$f_{\max(IO)out}$	Maximum frequency ⁽²⁾	$C_L = 20\text{pF}, V_{DD} = 3.3\text{V}$	-	64	MHz
			$C_L = 20\text{pF}, V_{DD} = 2.5\text{V}$		50	
			$C_L = 20\text{pF}, V_{DD} = 1.8\text{V}$		30	
	$t_{(IO)out}$	The output delay (A to pad)	$C_L = 20\text{pF}, V_{DD} = 3.3\text{V}$	-	3.42	ns
			$C_L = 20\text{pF}, V_{DD} = 2.5\text{V}$		4.73	
			$C_L = 20\text{pF}, V_{DD} = 1.8\text{V}$		6.53	
	$t_{(IO)in}$	Input delay (pad to Y)	$C_L = 50\text{fF}, V_{DD} = 2.97\text{V}, V_{DDD} = 0.81\text{V}$ Input characteristics at 1.8V and 2.5V are derated	-	1.2	
11 (12mA)	$f_{\max(IO)out}$	Maximum frequency ⁽²⁾	$C_L = 30\text{pF}, V_{DD} = 3.3\text{V}$	-	64	MHz
			$C_L = 30\text{pF}, V_{DD} = 2.5\text{V}$	-	50	
			$C_L = 30\text{pF}, V_{DD} = 1.8\text{V}$	-	30	
	$t_{(IO)out}$	The output delay (A to pad)	$C_L = 30\text{pF}, V_{DD} = 3.3\text{V}$	-	3.34	ns
			$C_L = 3\text{pF}, V_{DD} = 2.5\text{V}$	-	4.26	
			$C_L = 3\text{pF}, V_{DD} = 1.8\text{V}$	-	6.34	
	$t_{(IO)in}$	Input delay (pad to Y)	$C_L = 50\text{fF}, V_{DD} = 2.97\text{V}, V_{DDD} = 0.81\text{V}$ Input characteristics at 1.8V and 2.5V are derated	-	1.2	

1. The speed of the I/O port can be configured via GPIOn_DS.Dsy[1:0]. Refer to the N32L40x user manual for instructions on

configuring registers for GPIO ports.

- The maximum frequency is defined in Figure 4-9.

Figure 4-9 Definition of input/output AC characteristics




4.3.14 NRST pin characteristics

The NRST pin input driver uses the CMOS process, which is connected to an unbreakable pull-up resistor, R_{PU} (see Table 4-29). Unless otherwise specified, the parameters listed in Table 4-33 were measured using ambient temperature and supply voltage in accordance with Table 4-4.

Table 4-33 NRST pin characteristics

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$V_{IL(NRST)}^{(1)}$	NRST input low level voltage	$V_{DD} = 3.3 \text{ V}$	V_{SS}	-	0.8	V
		$V_{DD} = 1.8 \text{ V}$	V_{SS}	-	$0.3 * V_{DD}$	
$V_{IH(NRST)}^{(1)}$	NRST input high level voltage	$V_{DD} = 3.3 \text{ V}$	2	-	V_{DD}	
		$V_{DD} = 1.8 \text{ V}$	$0.7 * V_{DD}$	-	V_{DD}	
$V_{hys(NRST)}$	NRST Schmidt trigger voltage hysteresis	$V_{DD} = 3.3 \text{ V}$	200	-	-	mV
		$V_{DD} = 1.8 \text{ V}$	$0.1 * V_{DD}$	-	-	V
R_{PU}	Weak pull-up equivalent resistance ⁽²⁾	$V_{DD} = 3.3 \text{ V}$	30	50	70	$K\Omega$
$V_{F(NRST)}^{(1)}$	NRST input filter pulse	-	-	-	100	ns
$V_{NF(NRST)}^{(1)}$	NRST input unfiltered pulse	-	300	-	-	ns

- Guaranteed by design, not tested in production.
- The pull-up resistor is designed as a real resistor in series for a switchable PMOS implementation. The resistance of this PMON/NMOS switch is very small (about 10%).

Figure 4-10 Recommended NRST pin protection


1. Resetting the network is to prevent parasitic resets.
2. The user must ensure that the NRST pin potential is below the maximum $V_{IL(NRST)}$ listed in Table 4-33, otherwise the MCU cannot be reset.

4.3.15 Timer and watchdog characteristics

The parameters listed in Table 4-34, Table 4-35 and Table 4-36 are guaranteed by design.

See section 1 for details on the features of the I/O reuse function pins (output comparison, input capture, external clock, PWM output).

Table 4-34 TIM1/8 characteristics

Symbol	Parameter	Condition	Min	Typ	Unit
$t_{res(TIM)}$	Timer time resolution		1	-	t_{TIMCLK}
		$f_{TIMCLK} = 64MHz$	15.625	-	ns
f_{EXT}	Timer CH1 to CH2 external clock frequency		0	$f_{TIMCLK}/2$	MHz
		$f_{TIMCLK} = 64MHz$	0	32	MHz
Re_{TIM}	Timer resolution		-	16	bits
$t_{COUNTER}$	16 bit counter clock cycle when internal clock is selected		1	65536	t_{TIMCLK}
		$f_{TIMCLK} = 64MHz$	0.015625	1024	μs
t_{MAX_COUNT}	Maximum count		-	65536x65536	t_{TIMCLK}
		$f_{TIMCLK} = 64MHz$	-	67.109	s

Table 4-35 TIM2/3/4/5/6/7/9 characteristics

Symbol	Parameter	Condition	Min	Typ	Unit
$t_{res(TIM)}$	Timer time resolution	-	1	-	t_{TIMCLK}
		$f_{TIMCLK} = 32MHz$	31.25	-	ns
f_{EXT}	Timer CH1 to CH2 External clock frequency	-	0	$f_{TIMCLK}/2$	MHz
		$f_{TIMCLK} = 32MHz$	0	16	MHz
Re_{TIM}	Timer resolution	-	-	16	bits
$t_{COUNTER}$	16 bit counter clock cycle when internal clock is selected	-	1	65536	t_{TIMCLK}
		$f_{TIMCLK} = 32MHz$	0.03125	2048	μs
t_{MAX_COUNT}	Maximum count	-	-	65536x65536	t_{TIMCLK}
		$f_{TIMCLK} = 32MHz$	-	134.218	s

Table 4-36 LPTIMER characteristics

Symbol	Parameter	Condition	Min	Typ	Unit
$t_{res(LPTIM)}$	Timer time resolution	-	1	-	$t_{LPTIMCLK}$
		$f_{LPTIMCLK} = 16\text{MHz}$	62.5	-	ns
f_{EXT}	IN2 to OUT external clock frequency	-	0	16	MHz
		$f_{LPTIMCLK} = 16\text{MHz}$	0	16	MHz
$ReSLPTIM$	Timer resolution	-	-	16	bits
$t_{COUNTER}$	16 bit counter clock cycle when internal clock is selected	-	1	65536	$t_{LPTIMCLK}$
		$f_{LPTIMCLK} = 16\text{MHz}$	0.0625	4096	μs
t_{MAX_COUNT}	Maximum count	-	-	128x65536	$t_{LPTIMCLK}$
		$f_{LPTIMCLK} = 16\text{MHz}$	-	268.435	s

Table 4-37 IWDG counting maximum and minimum reset time (LSI = 40kHz)

Prescaler	IWDG_PREDIV.PD[2:0]	Min ⁽¹⁾ IWDG_RELV.REL[11:0] = 0	Max ⁽¹⁾ IWDG_RELV.REL[11:0] = 0xFFFF	Unit
/4	000	0.1	409.6	ms
/8	001	0.2	819.2	
/16	010	0.4	1638.4	
/32	011	0.8	3276.8	
/64	100	1.6	6553.6	
/128	101	3.2	13107.2	
/256	11x	6.4	26214.4	

1. Guaranteed by design, not tested in production.

Table 4-38 WWDG counting maximum and minimum reset time (APB1 PCLK1 = 16MHz)

Prescaler	WWDG_CFG.TIMERB[2:0]	Min ⁽¹⁾ WWDG_CFG.W[13:0] = 0x3F	Max ⁽¹⁾ WWDG_CFG.W[13:0] = 0x3FFF	Unit
/1	00	0.256	16.38	ms
/2	01	0.512	32.77	
/3	10	1.024	65.54	
/4	11	2.048	7131.07	

1. Guaranteed by design, not tested in production.

4.3.16 I²C Interface characteristics

Unless otherwise specified, the parameters listed in Table 4-39 were measured using ambient temperature, f_{PCLK1} frequency, and V_{DD} supply voltage in accordance with Table 4-4.


The I²C interface of the N32L40x product conforms to the standard I²C communication protocol, but has the following limitations: SDA and SCL are not "true" open leak pins, and when configured for open leak output, the PMOS tube between the pin and V_{DD} is closed, but still exists.

I²C interface features are listed in Table 4-39. See Section 1 for details about the features of the input/output alternate function pins (SDA and SCL).

Table 4-39 I²C interface characteristics

Symbol	Parameter	Standard model ^{(1) (2)}		Fast mode ^{(1) (2)}		Fast + mode ^{(1) (2)}		Unit
		Min	Max	Min	Max	Min	Max	
f _{SCL}	I2C interface frequency	0.0	100	0	400	0	1000	KHz
t _{h(STA)}	Start condition hold time	4.0	-	0.6	-	0.26	-	μs
t _{w(SCLL)}	SCL clock low time	4.7	-	1.3	-	0.5	-	μs
t _{w(SCLH)}	SCL clock high time	4.0	-	0.6	-	0.26	-	μs
t _{su(STA)}	Repeat start condition setup time	4.7	-	0.6	-	0.26	-	μs
t _{h(SDA)}	SDA data hold time	0	3.4	0	0.9	0	0.4	μs
t _{su(SDA)}	SDA setup time	250.0	-	100	-	50	-	ns
t _{r(SDA)} t _{r(SCL)}	SDA and SCL rise time	-	1000	20+ 0.1 C _b	300	-	120	ns
t _{f(SDA)} t _{f(SCL)}	SDA and SCL fall time	-	300	20+ 0.1 C _b	300	-	120	ns
t _{su(STO)}	Stop condition setup time	4.0	-	0.6	-	0.26	-	μs
t _{w(STO:STA)}	Time from stop condition to start condition (bus idle)	4.7	-	1.3	-	0.5	-	μs
C _b	Capacitive load per bus	-	400	-	400	-	100	pf
t _{v(SDA)}	Data validity time	-	3.45	-	0.9	-	0.45	μs
t _{v(ACK)}	Response time	-	3.45	-	0.9	-	0.45	μs

1. Guaranteed by design, not tested in production.
2. To achieve the maximum frequency of standard mode I2C, f_{CLK1} must be greater than 2MHz. To achieve the maximum frequency of fast mode I2C, f_{CLK1} must be greater than 4MHz.

Figure 4-11 I²C bus AC waveform and measuring circuit ⁽¹⁾


1. The measuring point is set at the CMOS level: 0.3V_{DD} and 0.7V_{DD}.
2. The pull-up resistance depends on the I2C interface speed.
3. The resistance value depends on the actual electrical characteristics. The signal line can be directly connected without serial resistance.

4.3.17 SPI/I²S interface characteristics



Unless otherwise specified, the SPI parameters listed in Table 4-40 and the I²S parameters listed in Table 4-41 are measured using ambient temperature, f_{PCLKx} frequency, and V_{DD} supply voltage in accordance with Table 4-4.

See section 1 for details on the characteristics of the I/O reuse pins (NSS, SCLK, MOSI, MISO for SPI, WS, CLK, SD for I²S).


Table 4-40 SPI characteristics ⁽¹⁾

Symbol	Parameter	Condition	Min	Max	Unit
f_{SCLK} $1/t_{c(SCLK)}$	SPI clock frequency	Master mode	-	16	MHz
		Slave mode	-	16	
$t_{r(SCLK)}$ $t_{f(SCLK)}$	SPI clock rise and fall time	Load capacitance: C = 30pF	-	8	ns
DuCy(SCK)	SPI from the input clock duty cycle	SPI from the pattern	45	55	%
$t_{su(NSS)}^{(1)}$	NSS setup time	Slave mode	$4t_{PCLK}$	-	ns
$t_{h(NSS)}^{(1)}$	NSS hold time	Slave mode	$2t_{PCLK}$	-	ns
$t_{w(SCLKH)}^{(1)}$ $t_{w(SCLKL)}^{(1)}$	SCLK high and low time	Master mode	t_{PCLK}	$t_{PCLK} + 2$	ns
$t_{su(MI)}^{(1)}$	Data entry setup time	Master mode	SPI1	6.2	ns
			SPI2	5	
$t_{su(SI)}^{(1)}$		Slave mode	SPI1	6.3	
			SPI2	3	
$t_{h(MI)}^{(1)}$	Data entry hold time	Master mode	5	-	ns
$t_{h(SI)}^{(1)}$		Slave mode	5.2	-	
$t_{a(SO)}^{(1)(2)}$	Data output access time	Slave mode, $f_{PCLK} = 20\text{MHz}$	0	$3t_{PCLK}$	ns
$t_{dis(SO)}^{(1)(3)}$	Disable time of data output	Slave mode	2	10	ns
$t_{v(SO)}^{(1)}$	Valid time of data output	Slave mode (after enable edge)	SPI1	-	ns
			SPI2	-	
$t_{v(MO)}^{(1)}$		Master mode (after enabling edge)	SPI1	-	
			SPI2	-	
$t_{h(SO)}^{(1)}$	Data output hold time	Slave mode (after enable edge)	6.2	-	ns
$t_{h(MO)}^{(1)}$		Master mode (after enabling edge)	- 1	-	

1. Guaranteed by design, not tested in production.
2. The minimum value represents the minimum time to drive the output, and the maximum value represents the maximum time to get the data correctly.
3. The minimum value represents the minimum time for turning off the output and the maximum value represents the maximum time for placing the data line in a high resistance state.

Figure 4-12 SPI timing diagram-slave mode and CPHA=0

Figure 4-13 SPI timing diagram-slave mode and CPHA=1⁽¹⁾


1. The measuring point is set at the CMOS level: $0.3V_{DD}$ and $0.7V_{DD}$.


Figure 4-14 SPI timing diagram-master mode ⁽¹⁾


1. The measuring point is set at the CMOS level: 0.3V and 0.7V_{DD}.


Table 4-41 I²S characteristics⁽¹⁾

Symbol	Parameter	Condition		Min	Max	Unit
DuCy(SCK)	I ² S clock duty cycle	I2S Slave mode		30	70	%
f_{CLK} $1/t_{c(CLK)}$	I ² S clock frequency	Master mode (32 bit)		-	$64 \cdot F_s^{(3)}$	MHz
		Slave mode (32 bit)		-	$64 \cdot F_s^{(3)}$	
$t_r(CLK)$	I ² S clock rise and fall time	Load capacitance: CL = 50pF		-	8	ns
$t_{v(WS)}^{(1)}$	WS valid time	Master mode	I2S1	5.3	-	
			I2S2	5	-	
$t_{h(WS)}^{(1)}$	WS hold time	Master mode		0	-	
$t_{su(WS)}^{(1)}$	WS setup time	Slave mode	I2S1	5.5	-	
			I2S2	5	-	
$t_{h(WS)}^{(1)}$	WS hold time	Slave mode	I2S1	7	-	
			I2S2	3.6	-	
$t_{w(CLKH)}^{(1)}$	CLK high and low times	Master mode, $f_{PCLK} = 16\text{MHz}$, audio 48kHz		312.5	-	
$t_{w(CLKL)}^{(1)}$				345	-	
$t_{su(SD_MR)}^{(1)}$	Data entry setup time	The main receiver	I2S1	6.5	-	
			I2S2	5	-	
$t_{su(SD_SR)}^{(1)}$	Data entry setup time	Slave mode	I2S1	2.5	-	
			I2S2	2.5	-	
$t_{h(SD_MR)}^{(1)(2)}$	Data entry hold time	Master receiver	I2S1	4.4	-	
			I2S2	5.2	-	
$t_{h(SD_SR)}^{(1)(2)}$	Data entry hold time	Slave mode	I2S1	4.5	-	
			I2S2	5.2	-	
$t_{v(SD_ST)}^{(1)(2)}$	Valid time of data output	Slave transmitter (after the enabled edge)	I2S1	-	22	
			I2S2	-	22	
$t_{h(SD_ST)}^{(1)}$	Data output hold time	Slave generator (after enable edge)	I2S1	4	-	
			I2S2	4	-	
$t_{v(SD_MT)}^{(1)(2)}$	Valid time of data output	Master generator (after enabling edge)	I2S1	-	5.6	
			I2S2	-	4.5	
$t_{h(SD_MT)}^{(1)}$	Data output hold time	Master generator (after enabling edge)		0.5	-	

1. Guaranteed by design, not tested in production.
2. Depends on f_{PCLK} . For example, if $f_{PCLK}=16\text{MHz}$, then $T_{PCLK}=1/f_{PCLK}=125\text{ns}$.
3. Audio sampling rate.

Figure 4-15 I²S slave mode timing diagram (Philips Protocol) ⁽¹⁾


1. The measuring point is set at the CMOS level: $0.3V_{DD}$ and $0.7V_{DD}$.
2. Send/receive of the last byte. There is no least significant send/receive before the first byte.

Figure 4-16 I²S master mode timing diagram (Philips protocol) ⁽¹⁾


1. The measuring point is set at the CMOS level: $0.3V_{DD}$ and $0.7V_{DD}$.
2. Send/receive of the last byte. There is no least significant send/receive before the first byte.

4.3.18 USB characteristics

USB (full speed) interface is certified by the USB-IF.

Table 4-42 USB startup time

Symbol	Parameter	Max	Unit
$t_{STARTUP}^{(1)}$	USB transceiver startup time	1	μs

1. Guaranteed by design, not tested in production.

Table 4-43 USB DC characteristics

Symbol	Parameter	Condition	Min ⁽¹⁾	Max ⁽¹⁾	Unit
Input level					
V _{DD}	USB operating voltage ⁽²⁾		3.0 ⁽³⁾	3.6	V
V _{DI} ⁽⁴⁾	Differential input sensitivity	I (USBDP and USBDM)	0.2	-	V
V _{CM} ⁽⁴⁾	Differential common model range	Contains VDI ranges	0.8	2.5	
V _{SE} ⁽⁴⁾	Single-end receiver threshold		1.3	2.0	
Output level					
V _{OL}	Static output low level	1.5KΩ RL is connected to 3.6V ⁽⁵⁾	-	0.3	V
V _{OH}	Static output high level	15KΩ RL is connected to V _{SS} ⁽⁵⁾	2.8	3.6	

- All voltage measurements are based on the ground cable at the device end.
- USB operating voltage is 3.0~3.6V in order to be compatible with USB2.0 full speed electrical specification.
- The correct USB function of the N32L40x series products can be guaranteed at 2.7V, instead of dropping the electrical characteristics in the 2.7-3.0V voltage range.
- Based on comprehensive evaluation, not tested in production.
- RL is the load attached to the USB drive.

Figure 4-17 USB timing: definition of rise and fall time of data signal




Table 4-44 Full speed of USB electrical characteristics

Symbol	Parameter	Condition	Min ⁽¹⁾	Max ⁽¹⁾	Unit
t _r	Rise time ⁽²⁾	C _L ≤ 50pF	4	20	ns
t _f	Fall time ⁽²⁾	C _L ≤ 50pF	4	20	ns
t _{rfm}	Rise and fall times match	t _r / t _f	90	111.1	%

- Guaranteed by design, not tested in production.
- Measured data signal from 10% to 90%. For more details, see Chapter 7 (version 2.0) of the USB specification.

4.3.19 Controller area network (CAN) interface characteristics

See Section 1 for details on the features of the input/output alternate function pins (CAN_TX and CAN_RX).

4.3.20 Electrical parameters of 12 bit analog-to-digital converter (ADC)

Unless otherwise specified, the parameters in Table 4-45 are measured using ambient temperature, f_{HCLK} frequency, and V_{DDA} supply voltage in accordance with the conditions in Table 4-4.

Note: It is recommended to perform a calibration at each power-on.

Table 4-45 ADC characteristics

Symbol	Parameter	Condition	Min	Typ	Max	Unit
V _{DDA}	The power supply voltage	Use an external reference voltage	1.8	-	3.6	V
V _{REF+}	Positive reference voltage		1.8	-	V _{DDA}	V
f _{ADC}	ADC clock frequency		-	-	64	MHz
f _s ⁽¹⁾	Sampling rate	1.8V ≤ V _{DD} ≤ 3.6V, 12bit resolution	-	-	4.57	MHz
		1.8V ≤ V _{DD} ≤ 3.6V, 10bit resolution	-	-	5.33	
		1.8V ≤ V _{DD} ≤ 3.6V, 8bit resolution	-	-	6.4	
		1.8V ≤ V _{DD} ≤ 3.6V, 6bit resolution	-	-	8	
V _{AIN}	Switching voltage range ⁽²⁾		0 (V _{SSA} or V _{REF-} . Connect to ground)	-	V _{REF+}	V
R _{ADC} ⁽¹⁾	Sampling switch resistance	Fast channel	-	-	0.2	KΩ
R _{ADC} ⁽¹⁾	Sampling switch resistance	Slow channel	-	-	0.5	KΩ
C _{ADC} ⁽¹⁾	Internal sampling and holding capacitors		-	5	-	pF
SNDR	Signal noise distortion ration		-	65	-	dBFS
T _{cal}	The calibration time		82			1/f _{ADC}
t _s ⁽¹⁾	Sampling time	f _{ADC} = 64MHz(fast channel)	0.0234	-	9.4	us
		f _{ADC} = 64MHz(slow channel)	0.0703	-	9.4	
T _s ⁽¹⁾	Sampling cycles	Fast track	1.5	-	601.5	1/f _{ADC}
		The slow channel	4.5	-	601.5	
t _{STAB} ⁽¹⁾	Power on time		6	10	20	μs
t _{CONV} ⁽¹⁾⁽³⁾	Total conversion time (including sampling time)	12bit resolution	14~614 (Sampling T _s + 6.5/8.5/10.5/12.5 for successive approximation)			1/f _{ADC}

1. Guaranteed by design, not tested in production.
2. V_{REF+} is connected internally to V_{DDA}, and V_{REF-} is connected internally to V_{SSA}.
3. Single conversion mode has 3 more 1/f_{ADC} than continuous conversion mode

Formula 1: maximum R_{AIN} formula

$$R_{AIN} < \frac{T_s}{f_{ADC} \times C_{ADC} \times \ln(2^{N+2})} - R_{ADC}$$

The above formula (Formula 1) is used to determine the maximum external impedance so that the error can be less than 1/4 LSB. Where N=12(representing 12-bit resolution).

Table 4-46 ADC sampling time⁽¹⁾⁽²⁾

Input	Resolution	Rin(kΩ)	Typ of minimum sampling time (ns)	Input	Resolution	Rin(kΩ)	Typ of minimum sampling time (ns)
fast channel	12-bit	0	11	slow channel	12-bit	0	19
		0.05	12			0.05	21
		0.1	14			0.1	23
		0.2	20			0.2	30
		0.5	38			0.5	48
		1	64			1	77
		5	276			5	310
		10	543			10	607
		20	1082			20	1207
		50	2788			50	3144
		100	6162			100	8244
fast channel	10-bit	0	10	slow channel	10-bit	0	17
		0.05	11			0.05	18
		0.1	13			0.1	20
		0.2	17			0.2	25
		0.5	32			0.5	40
		1	54			1	64
		5	229			5	257
		10	448			10	499
		20	888			20	983
		50	2223			50	2457
		100	4500			100	5001
fast channel	8-bit	0	9	slow channel	8-bit	0	14
		0.05	10			0.05	16
		0.1	11			0.1	17
		0.2	14			0.2	21
		0.5	26			0.5	33
		1	43			1	52
		5	183			5	206
		10	358			10	399
		20	707			20	783
		50	1759			50	1941
		100	3523			100	3887
fast channel	6-bit	0	8	slow channel	6-bit	0	12
		0.05	8			0.05	13
		0.1	9			0.1	14
		0.2	12			0.2	17
		0.5	20			0.5	25
		1	33			1	40
		5	138			5	156
		10	269			10	300
		20	531			20	588
		50	1316			50	1451
		100	2627			100	2894

1. Guaranteed by design, not tested in production.
2. Typical values are obtained when T_A=25 and V_{DD}=3.3V.

Table 4-47 ADC accuracy-limited test conditions ^{(1) (2)}

Symbol	Parameter	Condition	Typ	Max ⁽³⁾	Unit
ET	Comprehensive error ⁽⁴⁾	$f_{HCLK} = 64\text{MHz}$, $f_{ADC} = 64\text{MHz}$, sample Rate = 1.75m SPS , $V_{DDA} = 3.3\text{V}$, $T_A = 25^\circ\text{C}$ Measurements are made after the ADC is calibrated $V_{REF+} = V_{DDA}$	± 1.3	-	LSB
EO	Offset error ⁽⁵⁾		± 1	-	
ED	Differential linear error		± 0.7	-	
EL	Integral linear error		± 0.8	-	

1. The DC accuracy of the ADC is measured after internal calibration.
2. ADC accuracy versus reverse injection current: It is necessary to avoid injecting reverse current on any standard analog input pin, as this can significantly reduce the accuracy of the conversion being performed on the other analog input pin. It is recommended to add a Schottky diode (between pin and ground) to standard analog pins that may generate reverse injection current.
3. The forward injection current does not affect the ADC accuracy as long as it is within the range of $I_{INJ(PIN)}$ and $\Sigma I_{INJ(PIN)}$ given in Table 4-2
4. Based on comprehensive evaluation, not tested in production.
5. Guaranteed by design, not tested in production.



Figure 4-18 ADC precision characteristics



Figure 4-19 Typical connection diagram using ADC


1. For values of R_{AIN} , R_{ADC} , and C_{ADC} , see Table 4-45.
2. $C_{parasitic}$ indicates parasitic capacitance on PCB (related to welding and PCB layout quality) and pads (approximately 7pF). A larger $C_{parasitic}$ value would reduce the accuracy of the conversion and the solution was to reduce f_{ADC} from medine.

Note: Input voltage less than -0.2V is prohibited on ADC channel

PCB Design Suggestions

The decoupling of the power supply must be connected in accordance with Figure 4-20. The 10nF capacitors in the picture must be ceramic capacitors (good quality), and they should be as close as possible to the MCU chip.

Figure 4-20 Decoupling circuit of power supply and reference power supply (V_{REF+} is connected to V_{DDA})


1. V_{REF+} and V_{REF-} are internally connected to V_{DDA} and V_{SSA} .

4.3.21 Internal reference source ($V_{REFBUFF}$) electrical parameters

Unless otherwise specified, the parameters in Table 4-48 are measured using ambient temperature, f_{HCLK} frequency and V_{DDA} supply voltage in accordance with the conditions in Table 4-4.

Table 4-48 $V_{REFBUFF}$ characteristics

Symbol	Parameter	Condition	Min	Typ	Max	Unit
V_{DDA}	Analog supply voltage	Normal mode	2.4	-	3.6	V
V_{REFBUF_OUT}	Voltage reference output	Normal mode	-	2.048	-	V
I_{DDA}	V_{REFBUF} consumption from V_{DDA}	$I_{load} = 0 \mu A$	-	600	-	μA
$t_{START}^{(1)}$	Start-up time	-	1	-	-	μs

1. Guaranteed by design, not tested in production.

4.3.22 12 bit DAC electrical parameters

Unless otherwise specified, the parameters of Table 4-49 are measured using ambient temperature, f_{HCLK} frequency, and V_{DDA} supply voltage in accordance with the conditions of Table 4-4.

Table 4-49 DAC characteristics⁽¹⁾

Symbol	Parameter	Min	Typ	Max	Unit	Annotation
V_{DDA}	Analog supply voltage	2.4	-	3.6	V	
V_{REF+}	The reference voltage	2.4	-	3.6	V	V_{REF+} must always be below V_{DDA}
V_{SSA}	Ground wire	0	-	0	V	
R_L	Load resistance when the buffer is open	5	-	-	K Ω	Minimum load resistance between DAC_OUT and V_{SSA}
C_L	The load capacitance	-	-	50	pF	The maximum capacitance on the DAC_OUT pin
I_{DD}	In work mode DAC DC consumption ($V_{DDA} + V_{REF+}$)	-	425	600	μ A	No load. The median value is 0x800
I_{DDQ}	In shut down mode DAC DC consumption ($V_{DDA} + V_{REF+}$)	-	5	-	nA	No load
DAC_OUT Min	The low-end DAC_OUT voltage when the buffer is closed	$V_{SS} + 1\text{LSB}$	-	-	V	Give the largest DAC output span. When $V_{REF+} = 3.6\text{V}$, corresponding to 12-bit input value 0x0E0~0xF1C. When $V_{REF+} = 2.4\text{V}$, corresponding to 12-bit input value 0x155~0xEAB.
	The low-end DAC_OUT voltage when the buffer is opened	0.2	-	-		
DAC_OUT Max	The low-end DAC_OUT voltage when the buffer is closed	-	-	$V_{REF+} - 5\text{LSB}$		
	The low-end DAC_OUT voltage when the buffer is opened	-	-	$V_{REF+} - 0.2$		
DNL	Differential non linearity (Difference between two consecutive code)	-	± 2	-	LSB	The DAC configuration is 12 bits
INL	Integral non linearity (difference between measured value at Code I and the value at Code i on a line drawn between Code 0 and last Code 4095)	-	± 7	-	LSB	The DAC configuration is 12 bits
The offset	Offset error (difference between measured value at Code (0x800) and the ideal value = $V_{REF+}/2$)	-	± 15	-	mV	The DAC configuration is 12 bits
		-	± 18	-	LSB	When V_{REF+} is 3.6V, the DAC is configured as 12 bits
Gain error	Gain error	-	± 0.5	-	%	The DAC is configured as 12 bits
amplifier gain	Amplifier gain in open loop	80	85	-	dB	5K Ω load (maximum load), input mid-value 0x800
$t_{SETTLING}$	Settling time (full scale: for a 12-bit input code transition between the lowest and the highest input codes when DAC_OUT reaches final value $\pm 1\text{LSB}$)	-	5	7	μ s	$C_{LOAD} \leq 50\text{pF}$ $R_{LOAD} \geq 5\text{K}\Omega$
Update rate	Max frequency for a correct DAC_OUT change when small variation in the input code (from code i to i+1LSB)	-	-	1	MS/s	$C_{LOAD} \leq 50\text{pF}$ $R_{LOAD} \geq 5\text{K}\Omega$

Symbol	Parameter	Min	Typ	Max	Unit	Annotation
t_{WAKEUP}	Wake up time from closed state (set ChxEN bit in DAC control register)	-	6.5	10	μs	$C_{LOAD} \leq 50pF$, $R_{LOAD} \geq 5K\Omega$ The input code is between the minimum and maximum possible values
PSRR+	Power supply rejection ratio (to V_{DDA}) (static DC measurement)	-	-67	-40	dB	No R_{LOAD} , $C_{LOAD} \leq 50pF$

1. Guaranteed by design, not tested in production.

4.3.23 Operational amplifier (OPAMP) electrical parameters

Unless otherwise specified, the parameters in Table 4-50 are measured using ambient temperature, f_{HCLK} frequency, and V_{DDA} supply voltage in accordance with the conditions in Table 4-4.

Table 4-50 OPAMP characteristics⁽¹⁾

Symbol	Parameter	Condition	Min	Typ	Max	Unit
V_{DDA}	Analog supply voltage	-	1.8	-	3.6	V
CMIR	Common mode voltage input range	-	0	-	V_{DDA}	V
$V_{IOFFSET}$	Input offset voltage (after calibration)	-	-	± 1	± 3.5	mV
$\Delta V_{IOFFSET}$	Input offset voltage temperature drift	-	-	10	-	UV / °C
I_{LOAD}	Drive current	-	-	-	0.5	mA
I_{DDA}	Operational amplifier current consumption	No load, quiescent mode	-	-	1.5	mA
TS_OPAMP_VOUT	ADC sampling time as opamp output	-	400	-	-	ns
CMMR	Common mode rejection ratio	-	-	84	-	dB
PSRR	Power rejection ratio	-	-	100	-	dB
GBW	Gain bandwidth	-	-	4	-	MHz
SR	Conversion rate	-	-	2.5	-	V/us
RLOAD	Minimum impedance load	-	4	-	-	K Ω
CLOAD	Maximum capacitive load	-	-	-	50	pF
$t_{STARTUP}$	Start-up setup time	$C_{LOAD} \leq 50$ pf, $R_{LOAD} \geq 4$ k Ω , Follower configuration	-	3	-	μs
PGA Gain error	Programmable gain error	Input signal amplitude > 100mV	-	± 2.5	-	%
PGA BW	PGA bandwidth for different noninverting gain	PGA Gain = 2, Cload = 50pF, Rload = 4 K Ω	-	2	-	MHz
		PGA Gain = 4, Cload = 50pF, Rload = 4 K Ω	-	1	-	
		PGA Gain = 8, Cload = 50pF, Rload = 4 K Ω	-	0.5	-	
		PGA Gain = 16, Cload = 50pF, Rload = 4 K Ω	-	0.25	-	
		PGA Gain = 32, Cload = 50pF, Rload = 4K Ω	-	0.125	-	

Symbol	Parameter	Condition	Min	Typ	Max	Unit
en	Voltage noise density	@ 1KHz, Output loaded with 4 K Ω	-	111	-	nV/ $\sqrt{\text{Hz}}$
		@ 10KHz, Output loaded with 4 K Ω	-	44	-	

1. Guaranteed by design, not tested in production.

4.3.24 Comparator 2 (COMP2) electrical parameters

Unless otherwise specified, the parameters in Table 4-51 are measured using ambient temperature, f_{HCLK} frequency, and V_{DDA} supply voltage in accordance with the conditions in Table 4-4.

Table 4-51 COMP2 characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{DDA}	Analog supply voltage	-	1.8	-	3.6	V
V_{IN}	Input voltage range	-	0	-	V_{DDA}	
$t_{\text{START}}^{(1)}$	Comparator startup setup time	-	-	10	-	μs
t_{D}	Propagation delay for 200 mV step with 100 mV overdrive	-	-	70	-	ns
V_{OFFSET}	Comparator input offset error	Full common mode range	-	± 10	-	mV
V_{hys}	Comparator hysteresis	No hysteresis	-	0	-	mV
		Low hysteresis	-	10	-	
		Medium hysteresis	-	20	-	
		High hysteresis	-	30	-	
I_{DDA}	Comparator current consumption	Static	-	45	-	μA
		With 50 KHz ± 100 mV Overdrive Square Signal	-	47	-	

1. Guaranteed by design, not tested in production.

4.3.25 Comparator 1 (COMP1) electrical parameters

Unless otherwise specified, the parameters in Table 4-52 and Table 4-53 are measured using ambient temperature, f_{HCLK} frequency, and V_{DDA} supply voltage in accordance with the conditions in Table 4-4.

Table 4-52 COMP1 normal mode characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{DDA}	Analog supply voltage	-	1.8	-	3.6	V
V_{IN}	Input voltage range	-	0	-	V_{DDA}	
$t_{\text{STAR}}^{(1),\text{T}}$	Comparator startup setup time	-	-	10	-	μs
t_{D}	Propagation delay for 200 mV step with 100 mV overdrive	-	-	70	-	ns
V_{OFFSET}	Comparator input offset error	Full common mode range	-	± 5	± 20	mV
V_{hys}	Comparison hysteresis	No hysteresis	-	0	-	mV
		Low hysteresis	-	10	-	
		Medium hysteresis	-	20	-	
		High hysteresis	-	30	-	
I_{DDA}	Comparator current consumption	Static	-	45	-	μA
		With 50 kHz ± 100 mV overdrive square signal	-	47	-	

1. Guaranteed by design, not tested in production.

Table 4-53 COMP1 low power mode characteristics

Symbol	Parameter	Condition	Min	Typ	Max	Unit
V _{DDA}	Analog supply voltage	-	1.8	-	3.6	V
V _{IN}	Input voltage range	-	0	-	V _{DDA}	
t _{START} ⁽¹⁾	Comparator startup setup time	-	-	15	-	us
t _D	Propagation delay for 200 mV step with 100 mV overdrive	V _{DDA} ≥ 2.7V	-	300	-	ns
V _{OFFSET}	Comparator input offset error	V _{DDA} = 3V, 25 °C	-	±10	-	mV
V _{hys}	Comparison hysteresis	No hysteresis	-	0	-	mV
		Low hysteresis	-	10	-	
		Medium hysteresis	-	20	-	
		High hysteresis	-	30	-	
I _{DDA}	Comparator current consumption	Static	-	10	-	μA
		With 50 kHz ±100 mV overdrive square signal	-	11.5	-	

1. Guaranteed by design, not tested in production.

4.3.26 Liquid crystal display driver (Segment LCD) characteristics

Unless otherwise specified, the parameters in Table 4-54 are measured using ambient temperature, f_{HCLK} frequency and V_{DDA} supply voltage that meet the conditions in Table 4-4.

Table 4-54 LCD Controller characteristics

Symbol	Parameter	Condition	Min	Typ	Max	Unit
V _{LCD}	LCD external voltage		-	-	3.6	V
V _{LCD0}	LCD internal reference voltage 0		-	2.588	-	
V _{LCD1}	LCD internal reference voltage 1		-	2.728	-	
V _{LCD2}	LCD internal reference voltage 2		-	2.863	-	
V _{LCD3}	LCD internal reference voltage 3		-	3.013	-	
V _{LCD4}	LCD internal reference voltage 4		-	3.154	-	
V _{LCD5}	LCD internal reference voltage 5		-	3.283	-	
V _{LCD6}	LCD internal reference voltage 6		-	3.422	-	
V _{LCD7}	LCD internal reference voltage 7		-	3.572	-	
C _{ext}	V _{LCD} external capacitance	Buffer OFF	-	1	-	μF
		Buffer ON	-	1	-	
I _{LCD}	Supply current from V _{DD} at V _{DD} = 3.0 V	Buffer OFF	-	3	-	μA
I _{VLCD}	Supply current from V _{LCD} (V _{LCD} = 3 V)	Buffer OFF (BUFEN = 0, PON = 0)	-	0.5	-	μA
		Buffer ON (BUFEN = 1, 1/2 Bias)	-	0.6	-	
		Buffer ON (BUFEN = 1, 1/3 Bias)	-	0.8	-	
		Buffer ON (BUFEN = 1, 1/4 Bias)	-	1	-	

Symbol	Parameter	Condition	Min	Typ	Max	Unit
R_{HN}	Total High Resistor value for Low drive resistive network		-	5.5	-	M Ω
R_{LN}	Total Low Resistor value for High drive resistive network		-	240	-	K Ω
V_{44}	Segment/Common highest level voltage		-	V_{LCD}	-	V
V_{34}	Segment/Common 3/4 level voltage		-	$3/4 V_{LCD}$	-	
V_{23}	Segment/Common 2/3 level voltage		-	$2/3 V_{LCD}$	-	
V_{12}	Segment/Common 1/2 level voltage		-	$1/2 V_{LCD}$	-	
V_{13}	Segment/Common 1/3 level voltage		-	$1/3 V_{LCD}$	-	
V_{14}	Segment/Common 1/4 level voltage		-	$1/4 V_{LCD}$	-	
V_0	Segment/Common lowest level voltage		-	0	-	

4.3.27 Temperature sensor (TS) characteristics

Unless otherwise specified, the parameters in Table 4-55 are measured using ambient temperature, f_{HCLK} frequency, and V_{DDA} supply voltage in accordance with the conditions in Table 4-4.

Table 4-55 Temperature sensor characteristics


Symbol	Parameter	Min	Typ	Max	Unit
$T_L^{(1)}$	V_{SENSE} linearity with temperature	-	± 1	± 4	$^{\circ}\text{C}$
Avg_Slope ⁽¹⁾	Average slope	-	-4.0	-	mV/ $^{\circ}\text{C}$
$V_{25}^{(1)}$	Voltage at 25 $^{\circ}\text{C}$	-	1.32	-	V
$t_{START}^{(1)}$	Startup time	-	10	20	μs
$T_{S_temp}^{(2)(3)}$	ADC sampling time when reading the temperature	8.3	-	-	μs

1. Based on comprehensive evaluation, not tested in production.
2. Guaranteed by design, not tested in production.
3. Shortest sampling time can be determined in the application by multiple iterations.

5 Package information

5.1 QFN32 (4mm x 4mm)

Figure 5-1 QFN32 (4mmx4mm) package outline



The diagram illustrates the layout of a 32-channel microfluidic chip. The overall dimensions are 4.8 units in width and 4.8 units in height. The layout is centered around a 2.7x2.7 unit square region. The top and bottom edges of this central region are defined by two rows of 8 channels each, labeled 1 through 8 at the bottom and 17 through 24 at the top. The left and right edges are defined by two columns of 8 channels each, labeled 1 through 8 on the left and 16 through 25 on the right. The central region is divided into four quadrants by dashed lines. The top and bottom quadrants have a width of 0.4 units and a height of 0.2 units. The left and right quadrants have a width of 0.2 units and a height of 0.4 units. The central region has a width of 2.7 units and a height of 2.7 units. The overall width and height are 4.8 units. The layout is symmetric about both the horizontal and vertical center lines.

1. Dimensions are expressed in millimeters.

5.2 QFN32 (5mm x 5mm)

Figure 5-3 QFN32 (5mmx5mm) package outline





Figure 5-4 QFN32 (5mmx5mm) Recommended footprint ⁽¹⁾



1. Dimensions are expressed in millimeters.

5.3 QFN48 (6mm x 6mm)

Figure 5-5 QFN48 (6mmx6mm) package outline





Figure 5-6 QFN48 (6mmx6mm) Recommended footprint ⁽¹⁾



1. Dimensions are expressed in millimeters.

5.4 LQFP48 (7mm x 7mm)

Figure 5-7 LQFP48 (7mmx7mm) package outline





Figure 5-8 LQFP48 (7mmx7mm) Recommended footprint ⁽¹⁾


1. Dimensions are expressed in millimeters.

5.5 QFN64 (8mm x 8mm)

Figure 5-9 QFN64 (8mmx8mm) package outline





Figure 5-10 QFN64 (8mmx8mm) Recommended footprint ⁽¹⁾


1. Dimensions are expressed in millimeters.

5.6 LQFP64 (7mm x 7mm)

Figure 5-11 LQFP64 (7mmx7mm) package outline





Figure 5-12 LQFP64 (7mmx7mm) Recommended footprint ⁽¹⁾



1. Dimensions are expressed in millimeters.

5.7 LQFP64 (10mm x 10mm)

Figure 5-13 LQFP64 (10mmx10mm) package outline





Figure 5-14 LQFP64 (10mmx10mm) Recommended footprint ⁽¹⁾


1. Dimensions are expressed in millimeters.

5.8 LQFP80 (12mm x 12mm)

Figure 5-15 LQFP80 (12mmx12mm) package outline






Figure 5-16 LQFP80 (12mmx12mm) Recommended footprint ⁽¹⁾


1. Dimensions are expressed in millimeters.

5.9 Marking information

Figure 5-17 Marking information



6 Ordering information

Figure 6-1 N32L40x series part number information




Table 6-1 N32L40x Series Ordering Code

Ordering code ⁽¹⁾	Package	Package size	Packaging ⁽²⁾	SPQ ⁽³⁾	Temperature range
N32L406C8Q7	QFN48	6mm * 6mm	Tray	490	-40°C~105°C
N32L406CBQ7	QFN48	6mm * 6mm	Tray	490	-40°C~105°C
N32L406CBL7	LQFP48	7mm * 7mm	Tray	250	-40°C~105°C
N32L406CDL7	LQFP48	7mm * 7mm	Tray	250	-40°C~105°C
N32L406R8Q7	QFN64	8mm * 8mm	Tray	260	-40°C~105°C
N32L406RBL7	LQFP64	10mm * 10mm	Tray	160	-40°C~105°C
N32L406RBL7-1	LQFP64	7mm * 7mm	Tray	250	-40°C~105°C
N32L406RBQ7	QFN64	8mm * 8mm	Tray	260	-40°C~105°C
N32L406RDL7	LQFP64	10mm * 10mm	Tray	160	-40°C~105°C
N32L406MBL7	LQFP80	12mm * 12mm	Tray	119	-40°C~105°C
N32L403K8Q7	QFN32	4mm * 4mm	Tray	490	-40°C~105°C
N32L403KBQ7	QFN32	4mm * 4mm	Tray	490	-40°C~105°C
N32L403KBQ7-1	QFN32	5mm * 5mm	Tray	490	-40°C~105°C
			Reel	3000	
N32L402C8Q7	QFN48	6mm * 6mm	Tray	490	-40°C~105°C
N32L402C8L7	LQFP48	7mm * 7mm	Tray	250	-40°C~105°C
N32L402CBQ7	QFN48	6mm * 6mm	Tray	490	-40°C~105°C
N32L402CBL7	LQFP48	7mm * 7mm	Tray	250	-40°C~105°C
N32L402R8L7	LQFP64	10mm * 10mm	Tray	160	-40°C~105°C

Ordering code ⁽¹⁾	Package	Package size	Packaging ⁽²⁾	SPQ ⁽³⁾	Temperature range
N32L402RBL7	LQFP64	10mm * 10mm	Tray	160	-40°C~105°C
N32L402RDL7	LQFP64	10mm * 10mm	Tray	160	-40°C~105°C

1. For the latest detailed ordering information, please refer to the Selection Guide.
2. The packaging provided is the basic packaging. If user has any other requirements, please contact Naitons.
3. Minimum packaging quantity.

7 Version history

Date	Version	Remark
2020/11/13	V0.8	Initial version
2021/01/25	V0.9	- Added N32L401Cx model, does not support USB, LCD, CAN bus functions - Corrected the maximum frequency of APB2 is 32MHz, and the maximum frequency of APB1 is 16MHz 1.2 Device List and 3.2 Pin Alternate Definition Add PC10-13, PD2, PD4-PD7 as LCD port for special instructions - Notes on adding LCD 1/8 duty cycle mode to the device list
2021/04/15	V1.0	4.3 Chapter Data Check
2021/06/12	V1.1	- Modify the timing diagram of I2S master mode - Added PA2/PA3 COMP_INP version note - Add the introduction of LPRUN mode - Modify 4.3.18 Figure 4-19 Remove the upper tube of the ADC pin - Modify 4.3.11 I/O port characteristics - Modify chapter 3.2 to redefine TT as Tta - Modify 4.3.7.1 MSI maximum value - Modify Figure 4-10 - Revised the figure in section 3.1.2 / 3.1.3 - Modify Figure 4-3 - Modify Table 3 1 IO/level to IO/structure
2022/07/11	V1.2	- Modify Table 4-18 and add Note 3 - Modify Table 2-1 Timer function comparison - Added 4.3.19 ADC chapter notes - Deleted 3.2 Pin Alternate Definition Note 4 PC13, PC14 and PC15 pins can only sink limited current (3mA) - Modify Table 4-42 ADC characteristic t_{STAB} value - Modify Table 4-16 to remove ESR CL restrictions - Table 3-1 Add NJTRST function - Table 4-42 t_{CONV} modify Note 3 - Modified Figure 4-8 Typical application using 32.768kHz crystal - Add Table 4-32, Table 4-33, Table 4-34, and Table 4-35 - Modify Table 4-2 NRST pin injection current - Modify the number of shielded interrupt channels of interrupt controller - Revise the number of edge detectors of EXTI in Section 2.3

		14. Revise the CPU frequency requirements for USB usage in Section 2.4 15. Add the description of LP-sleep mode in Section 2.10 16. Add the wake up condition of STOP2 mode in 2.10 17. Revise PMBus compatibility in I2C main Features in 2.14 18. Revise CRC calculation time to 1 AHB clock cycle 19. Modify the actual frequency deviation of the HSI oscillator in Note 3 of Table 4-18 20. Modify the conditions of the power supply current in Table 4-22: Read mode, $f_{HCLK} = 64\text{MHz}$, one waiting periods 21. Revise GPIOx_DS.Dsy[1:0] of 4/8mA in Table 4-28 22. Modify Table 4-37 SPI slave mode input clock duty cycle. 23. Delet N32L401 description. 24. Modify the maximum and minimum values of V_{REFINT} in Table 4-7 and delete the $V_{REFBUFFER}$ 25. Modify the minimum value of f_{HSE_ext} in Table 4-13 and add (Bypass mode) to the table name 26. Modify the maximum value of V_{LSEL} in Table 4-14 and add (Bypass mode) to the table name 27. Figure 4-5 and Figure 4-6 are modified 28. Modify the description of Table 4-15 and comments 29. Figure 4-7 Adding comment 2 30. Modify the maximum and minimum gm values in Table 4-16. Add comment 4 and comment 5 31. Modify the maximum, typical, and minimum values in Table 4-18. Add comment 4 and comment 5 32. Modify the typical and maximum values for $t_{SU(LSI)}$ and typical values for $I_{DD(LSI)}$ in Table 4-19 33. Modify the conditions listed in Table 4-24 34. Table 4-25 Added +85 °C, Added comments 1 and comment 2 35. Modify the minimum, typical, and maximum values in Table 4-26 and modify the comments for the table 36. Added Table 4-27 and table comments 37. Modified The conditions in Table 4-28, and added comment 3 38. Delete V_{CRS} listed in Table 4-41 39. Table 4-43 and added table comments 40. Added comment 5 in Table 4-44 41. Modify Figure 4-19
--	--	--

		42. Modify the minimum and maximum values of V_{REFBUF_OUT}, IDDA typical value in Table 4-45 43. Table 4-46 added DAC_OUT Min and DAC_OUT Max, modified the typical values for DNL, INL, and offsets, and modified the typical values and maximum values for $t_{SETTLING}$ 44. Modify the typical value and maximum value of I_{LOAD}, typical value of SR and TS_temp in Table 4-47 45. Modify the typical values of LCD internal reference voltage 0 to 7 in Table 4-51 46. Modify the minimum, typical, and maximum values of Avg_Slope, t_{START} and TS_temp in Table 4-52 47. Modify the condition and minimum value of t_{RET} in Table 4-23 48. Modify Figure4-16 49. Modify Table 4-48, Table 4-49, Table 4-50 t_{START}, t_D, V_{OFFSET} and IDDA value. 50. Modify reset description
2022/09/14	V1.3	1. Modify Table4-18 note 3 2. Modify Table4-19 LSI oscillator startup time 3. Modify Table4-26 Weak pull-up equivalent resistance 4. Modify Table4-36 rise time and fall time, and capacitive load 5. Modify Table4-43 comments 6. Modify Table4-50, add t_D condition 7. Modify Table4-52 startup time 8. Add 5V tolerated voltage pin note in chapter 3.2 9. Add the N32L403KBQ7-1 10. Modify the number of DAC channels in the resource configuration table in chapter 1.2 11. Add note 7 in chapter 4.3.12 12. Delete OPAMP2_VINP function from PB0 in chapter 3.2 13. Modify the table of Flash endurance and data retention life in chapter 4.3.10 14. Modify I2C interface characteristics table 15. Modify PC8 pin serial number in table 3-1
2023/02/10	V1.4	1. Note 4 is Added to describe MSI oscillator characteristics in chapter 4.3.7.1 2. STANDBY mode wakeup delete RTC periodic wakeup in chapter 2.10 3. QFN packaging adds VSS packaging GND pin in chapter 3.2

		- Add N32L402 series type - Add N32L402 series not support CAN module in 3.2 chapter
2024/07/16	V2.0.0	- Modify ordering information table and Table 1-1: Add N32L406RD-L7, N32L406CDL7, N32L402RDL7 parts - Add Data FLASH memory characteristics chapter content - Add note 13, 14 in chapter 3.2 - Add note 3 in Table 4-8, Add note 3 Table 4-9, Add note 3 Table 4-10, Add note 4 Table 4-11, Add note 2 Table 4-13 - Add N32L406RBL7-1 part - Modify LCD_SEC21 to LCD_SEG21 - Modify Table 4-39 - Add recommended footprint for each package - Add Table 4-12 - Added chapter 6 - Delete Part number information section in section 1 - Modify Figure 5-17 in section 5.9 - Modify the description in Note 10 of Table 3-1 - Add the description of “details of alternate functions for IO” in section 3.2
2025/06/05	V2.1.0	- Modify PB2 in Table 3-1 to not support fail-safe - Modify Table 4-36 LPTIMER characteristics

8 Notice

This document is the exclusive property of NSING TECHNOLOGIES PTE. LTD. (Hereinafter referred to as NSING). This document, and the product of NSING described herein (Hereinafter referred to as the Product) are owned by NSING under the laws and treaties of Republic of Singapore and other applicable jurisdictions worldwide. The intellectual properties of the product belong to NSING Technologies Inc. and NSING Technologies Inc. does not grant any third party any license under its patents, copyrights, trademarks, or other intellectual property rights. Names and brands of third party may be mentioned or referred thereto (if any) for identification purposes only. NSING reserves the right to make changes, corrections, enhancements, modifications, and improvements to this document at any time without notice. Please contact NSING and obtain the latest version of this document before placing orders. Although NSING has attempted to provide accurate and reliable information, NSING assumes no responsibility for the accuracy and reliability of this document. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. In no event shall NSING be liable for any direct, indirect, incidental, special, exemplary, or consequential damages arising in any way out of the use of this document or the Product. NSING Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, Insecure Usage'. Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, all types of safety devices, and other applications intended to supporter sustain life. All Insecure Usage shall be made at user's risk. User shall indemnify NSING and hold NSING harmless from and against all claims, costs, damages, and other liabilities, arising from or related to any customer's Insecure Usage Any express or implied warranty with regard to this document or the Product, including, but not limited to. The warranties of merchantability, fitness for a particular purpose and non-infringement are disclaimed to the fullest extent permitted by law. Unless otherwise explicitly permitted by NSING, anyone may not use, duplicate, modify, transcribe or otherwise distribute this document for any purposes, in whole or in part.