

N32H481xE

Product Brief

N32H481 series adopts a 32-bit ARM Cortex-M4F core, with a maximum operating frequency of 240MHz, supporting floating-point unit and DSP instructions. It integrates up to 512-KB embedded flash, 192-KB SRAM (including 32-KB CCM SRAM), and 4-KB Backup SRAM. It also integrates 4x 12bit 4.7Msps ADCs, 2x 12bit DAC, USB HS DualRole, U(S)ART, I2C, SPI, and other communication interfaces. It supports xSPI high-speed storage interfaces, I2S audio interface, multiple advanced control timers, general timers, basic timers, low-power timers. It also features a built-in hardware acceleration engine for cryptographic algorithms, supporting AES/TDES, SHA, SM3, SM4, MD5 algorithms, TRNG true random number generator, and CRC16/32.

Key features

CPU Core

- 32-bit ARM Cortex-M4F + FPU, single-cycle hardware multiplication and division instruction, support DSP instruction and MPU
- Built-in 8-KB instruction Cache supporting Flash acceleration unit for zero-wait program execution
- Frequency up to 240 MHz, 300 DMIPS

Memories

- 512-KByte of embedded Flash memory with ECC
 - Supports encryption, multi-user partition and data protection
 - ◆ 10,000 erase/write cycles and 10-years data retention
- 160-KByte of general SRAM with hardware parity checking
- 32-KByte of CCM SRAM with ECC, defaults to general SRAM after power-up, configurable as CCM SRAM
- 4-KByte of Backup SRAM with ECC available in Standby mode

Power Modes

- Run mode: 48 mA/MHz@240 MHz (peripherals off, 3.3 V@25°C)
- Stop0 mode: SRAM and all registers can be configured to retention
- Standby mode: 22uA, all backup registers and Backup SRAM retained, all IOs retained, optional RTC run

Clock

- HSE: 4MHz~32MHz high-speed external crystal oscillator
- Built-in multiple high speed PLLs
- MCO: Supports 2-channel clock outputs, which can be configured independently as clock output
- HSI: High-speed internal RC 8MHz, -1.5% to +2% accuracy (full temperature range)
- LSI: Low-speed internal RC 32KHz, +/-10% accuracy (full temperature range)



Reset

- Supports power-on/brown-out/external pin reset
- Supports watchdog reset
- Supports programmable voltage detection

GPIOs

- Up to 56 GPIOs

Communication Interfaces

- 1x USB HS DualRole interface, built-in PHY
- 6x SPI interfaces, 2x I2S interfaces, support half/full duplex mode, multiplexed with SPI interfaces
- U(S)ART interfaces
 - ◆ 3x USART interfaces (support ISO7816, IrDA, LIN)
 - ◆ 4x UART interfaces
 - ◆ TX/RX of USART3/UART5/UART8 can be mapped to all pins
- 4x I2C interfaces(Master/Slave) with speed up to 1 MHz where slave mode support dual address response

High Performance Analog Interfaces

- 4x 12bit ADCs with 4.7Msps
 - ◆ Multiple precision configuration, support 12-bit, 10-bit, 8-bit, 6-bit sampling precision, resolution up to 16-bit with hardware oversample
 - support differential mode and single-ended mode, 4 ADCs support a total of 47 external channels
- 2x 12bit DAC with 1Msps sampling rate
 - ◆ Each DAC support 1 internal output channel and 1 external output channel
 - Support output channel buffered/unbeffered modes, supports internal output, external output, and simultaneous internal and external output.
- 1x temperature sensor

High Speed External Memory Interfaces

1x xSPI interface, supporting external SRAM, PSRAM and Flash, supporting XIP

DMA Controllers

- 2x DMA controller
- Each controller supports 8 channels
- Channel source address and destination address can be configured arbitrarily

• RTC real-time clock

Supports leap-year calendar, alarm event, periodic wake up



Timers

- 3x 16-bit advanced control timers with maximum control precision of 4.16 ns
 - ◆ Support input capture, complementary output, quadrature encoder input etc.
 - ◆ Each timer has 6 independent channels, ATM1 supports 4 pairs of complementary PWM outputs, ATM2 and ATIM3 support 3 pairs of complementary PWM outputs.
- 10x 16-bit general purpose timers (GTIM1~10)
 - ◆ GTIM1~7, with a maximum control precision of 5.56ns, each timer has up to 4 independent channels, each channel supports input capture, output comparison, PWM generation, and single-pulse mode output.
 - ◆ GTIM8~10, with a maximum control precision of 4.16ns, each timer has up to 4 independent channels, each channel supports input capture, output comparison, PWM generation, and single-pulse mode output, only channel 1 supports complementary output with dead time, supports break input.
- 2x 32-bit basic timers
- 2x 16-bit low-power timer, can operate in Stop0 and Standby mode.
- 1x 24-bit SysTick timer.
- 1x 14-bit Window Watchdog (WWDG)
- 1x 12-bit Independent Watchdog (IWDG)

Programming Methods

- Support SWD/JTAG debugging interface.
- Support UART Bootloader

Security Features

- Flash encryption, multi-user partition management unit (SMPU)
- Supports write protection (WRP), multiple read protection (RDP) levels (L0/L1/L2)
- Built-in hardware acceleration engine for cryptographic algorithm
- Supports AES/TDES, SHA, SM3, SM4, and MD5 algorithms
- True random number generator(TRNG)
- CRC16/32 operation
- Supports secure boot, program encryption download, secure firmware update
- Supports external clock failure detection.

96-bit UID and 128-bit UCID

Operating Conditions

- Operating voltage range: 1.8V~3.6V
- Operating temperature range: -40° C $\sim 105^{\circ}$ C
- ESD: ±4KV (HBM model), ±1KV (CDM model)



- EFT: VDD (+/-4KV, level A), I/O (+/-2KV, level A)
- Packages
 - LQFP64(7mm \times 7mm)

• Ordering Information

Reference	Part Number	
N32H481xE	N32H481REL7K	



1 Ordering Information




Table 1-1 N32H481 Series Ordering Code

Table 1 1 (Call to Delice Of Gelling Code						
Ordering Code ⁽¹⁾	Package	Size	Packaging ⁽²⁾	SPQ ⁽³⁾	Temperature range	
N32H481REL7K	LQFP64	7mm x 7mm	Tray	250	-40℃~105℃	

^{1.} For the latest detailed-ordering information, please refer to the Selection Guide.

^{2.} The packaging provided is the basic packaging. If user has any other requirements, please contact Naitons.

^{3.} Minimum packaging quantity.



2 Product Configurations

Table 2-1 N32H481 Series Product Configuration

Table 2-1 No211401 Series 1 roduct Comiguration						
ice	N32H481REL7K					
Condition	1.8~3.6V/-40~105°C					
equency	ARM Cortex-M4F @240MHz, 300DMIPS					
acity (KB)	512					
General SRAM	160					
CCM SRAM ⁽¹⁾	32					
Backup SRAM	4					
ATIM	3*16bit					
GTIM	7*16bit					
	3*16bit ⁽²⁾					
BTIM	2*32bit					
LPTIM	2*16bit					
SysTick timer	1					
WWDG	1*14bit					
IWDG	1*12bit					
RTC	Yes					
SPI/I2S	6/2					
I ² C	4					
USART	3					
UART	4					
USB HS DualRole	1					
XSPI	1					
IO	56					
P Pins	4					
1A	2					
channels	16Channel					
ADC	4					
channels	47Channel ⁽³⁾					
DAC	2					
channels	2 External					
n Support	DES/3DES、AES、SHA1/SHA224/SHA256、SM3、SM4、MD5、CRC16/CRC32					
NG	Yes					
rotection	Read-write protection (RDP/WRP), storage encryption, partition protection, secure					
	Condition Equency acity (KB) General SRAM CCM SRAM(1) Backup SRAM ATIM GTIM BTIM LPTIM SysTick timer WWDG IWDG RTC SPI/I2S I²C USART UART USB HS DualRole XSPI IIO P Pins IIA f channels ADC f channels In Support NG					

Notes:






- (1) CCM SRAM is powered up as general SRAM by default, and users can configure it as CCM SRAM.
- (2) Supports break input, Channel 1 supports complementary channel output.
- (3) 2 ADCs multiplexed with OSC_IN and OSC_OUT, 2 ADCs multiplexed with USB_HS_DP and USB_HS_DM, 14 channels in ADC1, 16 channels in ADC2, 19 channels in ADC3, 18 channels in ADC4.



3 Package


3.1 LQFP64

3.1.1 LQFP64 Pinout





3.1.2 LQFP64 Package





4 Version History

Version	Date	Changes		
V1.0.0	2025.5.9	Initial release.		



5 Disclaimer

This document is the exclusive property of NSING TECHNOLOGIES PTE. LTD. (Hereinafter referred to as NSING). This document, and the product of NSING described herein (Hereinafter referred to as the Product) are owned by NSING under the laws and treaties of Republic of Singapore and other applicable jurisdictions worldwide. The intellectual properties of the product belong to NSING Technologies Inc. and NSING Technologies Inc. does not grant any third party any license under its patents, copyrights, trademarks, or other intellectual property rights. Names and brands of third party may be mentioned or referred thereto (if any) for identification purposes only. NSING reserves the right to make changes, corrections, enhancements, modifications, and improvements to this document at any time without notice. Please contact NSING and obtain the latest version of this document before placing orders. Although NSING has attempted to provide accurate and reliable information, NSING assumes no responsibility for the accuracy and reliability of this document. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. In no event shall NSING be liable for any direct, indirect, incidental, special, exemplary, or consequential damages arising in any way out of the use of this document or the Product. NSING Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, Insecure Usage'. Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, all types of safety devices, and other applications intended to supporter sustain life. All Insecure Usage shall be made at user's risk. User shall indemnify NSING and hold NSING harmless from and against all claims, costs, damages, and other liabilities, arising from or related to any customer's Insecure Usage Any express or implied warranty with regard to this document or the Product, including, but not limited to. The warranties of merchantability, fitness for a particular purpose and noninfringement are disclaimed to the fullest extent permitted by law. Unless otherwise explicitly permitted by NSING, anyone may not use, duplicate, modify, transcribe or otherwise distribute this document for any purposes, in whole or in part.