

N32H493 xE/xG

Product Brief

N32H493 series employs a 32-bit ARM Cortex-M4F core operating at a maximum frequency of 240MHz, supporting floating-point operations and DSP instructions. It integrates up to 1MB of embedded Flash, 256KB of SRAM (including 64KB of CCM SRAM) plus 4KB of Backup SRAM, three 12-bit 4.7Msps ADCs, two 12-bit DACs, and integrated communication interfaces including U(S)ART, I²C, and SPI. It supports the xSPI high-speed memory interface, multiple advanced timers, general-purpose timers, basic timers, and low-power timers. The device incorporates a hardware acceleration engine for cryptographic algorithms, supporting AES/TDES, SHA, SM3, SM4, and MD5 algorithms. Supports TRNG true random number generator and CRC16/32.

Key Features

● CPU Core

- 32-bit ARM Cortex-M4F + FPU, single-cycle hardware multiplication and division instruction, support DSP instruction and MPU
- Built-in 8KB I-Cache (instruction cache) and 1KB D-Cache (data cache), supporting Flash Accelerator Unit for zero-wait program execution
- Frequency up to 240 MHz, 300 DMIPS

● Memories

- 1MByte on-chip Flash, dual-bank support, enabling secure storage, partition management and data protection, 10,000 erase/write cycles, 10-year data retention
- 192KB general-purpose SRAM, configurable for ECC support
- 64KB CCM SRAM, defaulted as general-purpose SRAM, configurable as CCM SRAM, configurable for ECC support
- 4-KByte of Backup SRAM with ECC available in Standby mode

● Power Modes

- Run mode: All peripherals configurable for operation
- Sleep Mode: CPU halted, peripherals configurable for operation
- Stop0 mode: SRAM and all registers can be configured to retention, RTC run
- Standby mode: 6uA, all backup registers and Backup SRAM retained, all IOs retained, optional RTC run
- VBAT mode: 4uA, all backup registers and Backup SRAM retained, optional RTC run

● Clock

- HSE: 4MHz~32MHz high-speed external crystal oscillator
- LSE: 32.768KHz low-speed external crystal oscillator
- Built-in multiple high speed PLLs
- MCO: Supports 2-channel clock outputs, which can be configured independently as clock output
- HSI: High-speed internal RC 8MHz, -1.5% to +2% accuracy (full temperature range)
- LSI: Low-speed internal RC 32KHz, +/-10% accuracy (full temperature range)

● Reset

- Supports power-on/brown-out/external pin reset

- Supports watchdog reset
- Supports programmable voltage detection
- **GPIOs**
 - Up to 67 GPIOs, PG9 to PG14 comprise 6 I/O pins capable of supporting VDDIO input power supply operation.
- **Communication Interfaces**
 - 6x SPI interfaces, support half/full duplex mode
 - U(S)ART interfaces
 - ◆ 1x USART interfaces (support ISO7816, IrDA, LIN)
 - ◆ 2x UART interfaces
 - ◆ TX/RX can be mapped to all pins
 - 4x I2C interfaces(Master/Slave) with speed up to 1 MHz where slave mode support dual address response
- **High Performance Analog Interfaces**
 - 3x 12-bit 4.7 Msps ADCs, supporting 12-bit, 10-bit, 8-bit, and 6-bit sampling precision, with hardware oversampling capability up to 16 bits. ADC1 supports up to 16 external single-ended input channels, ADC2 supports up to 17 external single-ended input channels, and ADC3 supports up to 10 external single-ended input channels. Both single-ended and differential modes are supported.
 - 2x 12-bit DACs, each supporting one internal output channel and one external output channel. Sampling rate: 1 Msps. Supports buffered and unbuffered outputs. Capable of internal output, external output, or simultaneous internal and external output.
 - 1x temperature sensor
- **High Speed External Memory Interfaces**
 - 1x xSPI interface, supporting external SRAM, PSRAM and Flash, supporting XIP
- **DMA Controllers**
 - 2x DMA controller
 - Each controller supports 8 channels
 - Channel source address and destination address can be configured arbitrarily
- **RTC real-time clock**
 - Supports leap-year calendar, alarm event, periodic wake up
 - Supports internal and external clock calibration
- **Timers**
 - 3x 16-bit advanced timer/counters supporting input capture, complementary outputs, quadrature encoding inputs, etc., with a maximum control precision of 4.17ns; each timer features six independent channels, four of which support four pairs of complementary PWM outputs
 - 10x general-purpose timers (GTIM1–10):

- GTIM2/3/5/6/7: 16-bit counters with a maximum control precision of 4.17 ns. Each timer features up to 4 independent channels, each supporting input capture, output compare, PWM generation, and single-pulse mode output.
- GTIM1/4: 32-bit counters with maximum control precision of 4.17 ns. Each timer provides up to 4 independent channels, each supporting input capture, output compare, PWM generation, and single-pulse mode output;
- GTIM8–10, 16-bit counters with a maximum control precision of 4.17 ns. Each timer features up to four independent channels, each supporting input capture, output compare, PWM generation, and single-pulse mode output. Only Channel 1 supports complementary outputs with dead time and brake input capability.
- 2x 32-bit basic timers
- 2x 16-bit low-power timer, can operate in Stop0 and Standby mode.
- 1x 24-bit SysTick timer.
- 1x 14-bit Window Watchdog (WWDG)
- 1x 12-bit Independent Watchdog (IWDG)
- **Programming Methods**
 - Support SWD/JTAG debugging interface.
 - Support UART and I2C Bootloader
- **Security Features**
 - Flash encryption, multi-user partition management unit (SMPU)
 - Supports write protection (WRP), multiple read protection (RDP) levels (L0/L1/L2)
 - Built-in hardware acceleration engine for cryptographic algorithm
 - Supports AES/TDES, SHA, SM3, SM4, and MD5 algorithms
 - True random number generator(TRNG)
 - CRC16/32 operation
 - Supports secure boot, program encryption download, secure firmware update
 - Supports external clock failure detection, anti-tamper detection.
- **96-bit UID and 128-bit UCID**
- **Operating Conditions**
 - Operating voltage range: 1.8V~3.6V
 - Operating temperature range: -40°C ~ 105°C
- **Packages**
 - BGA64 (5mm x 5mm)
 - BGA72 (4.41mm x 3.76mm)
 - BGA81 (4.41mm x 3.76mm)

1 Ordering Information




Table 1-1 N32H493 Series Ordering Code

Ordering Code ⁽¹⁾	Package	Size	Packaging ⁽²⁾	SPQ ⁽³⁾	Temperature range
N32H493REB7	BGA64	5mm x 5mm	TBD	TBD	-40°C~105°C
N32H493RGB7	BGA64	5mm x 5mm	TBD	TBD	-40°C~105°C
N32H493NEB7	BGA72	4.41mm x 3.76mm	TBD	TBD	-40°C~105°C
N32H493NGB7	BGA72	4.41mm x 3.76mm	TBD	TBD	-40°C~105°C
N32H493MEB7	BGA81	4.41mm x 3.76mm	TBD	TBD	-40°C~105°C
N32H493MGB7	BGA81	4.41mm x 3.76mm	TBD	TBD	-40°C~105°C

- For the latest detailed-ordering information, please refer to the Selection Guide.
- The packaging provided is the basic packaging. If user has any other requirements, please contact Naitons.
- Minimum packaging quantity.

2 Product Configurations

Table 2-1 N32H493 Series Product Configuration

Device		N32H493ME/MGB7		N32H493NE/NGB7		N32H493RE/RGB7	
Operating Condition		1.8~3.6V/-40~105°C					
CPU Frequency		ARM Cortex-M4F @240MHz, 300DMIPS					
Flash Capacity (KB)		512	1024	512	1024	512	1024
Total SRAM (KB)	General SRAM	192	192	192	192	192	192
	CCM SRAM ⁽¹⁾	64					
	Backup SRAM	4					
Times	ATIM	3*16bit					
	GTIM	5*16bit					
		2*32bit ⁽²⁾					
		3*16bit ⁽³⁾					
	BTIM	2*32bit					
	LPTIM	2*16bit					
	SysTick timer	1					
	WWDG	1*14bit					
	IWDG	1*12bit					
	RTC	Yes					
Communication Interfaces	SPI	6					
	I ² C	4					
	USART	1 ⁽⁴⁾					
	UART	2 ⁽⁵⁾					
Memory Expansion	XSPI	Yes					
GPIO		67		59		52	
WKUP Pins		5		5		5	
Nb of I/Os down to 1.8 V ⁽⁶⁾		6		6		0	
DMA		2					
Number of channels		16					

12bit ADC Number of channels	3 23	3 23	3 23
12bit DAC Number of channels	2 2		
Algorithm Support	DES/3DES、AES、 SHA1/SHA224/SHA256、 SM3、 SM4、 MD5、 CRC16/CRC32		
TRNG	Yes		
Security Protection	Read-write protection (RDP/WRP), storage encryption, partition protection, secure boot		
Package	BGA81	BGA72	BGA64


Note:

1. *Power-on default is general-purpose SRAM; software configurable as CCM SRAM;*
2. *Only GTIM1 and GTIM4 support 32-bit timers;*
3. *Only GTIM8/9/10 support braking; channel 1 supports complementary channel output;*
4. *USART interface is USART3; TX, RX, RTS_DE support full pin mapping;*
5. *UART interfaces are UART5 and UART8, with TX, RX, and RTS_DE supporting full pin mapping;*
6. *The PG9 to PG14 pins on the BGA81 and BGA72 packages support operation via VDDIO input, accommodating 1.8 to 3.6V input..*

3 Package


3.1 BGA64

3.1.1 BAG64 Pinout




Top view


3.1.2 BGA64 Package




TOP VIEW



SIDE VIEW



BOTTOM VIEW


 DETAIL A
 ROTATED 90°
 (SCALE: 3/1)

COMMON DIMENSIONS

(UNITS OF MEASURE=MILLIMETER)


ITEM	SYMBOL	COMMON DIMENSIONS			
		MIN.	NOM.	MAX.	
Body Size	X	D	4.850	5.000	5.150
	Y	E	4.850	5.000	5.150
Ball Pitch	X	eD	0.500		
	Y	eE	0.500		
Total Thickness	A	0.592	0.660	0.728	
Ball Stand Off	A1	0.130	0.180	0.230	
Mold+Substrate	A2	0.435	0.480	0.525	
Mold Thickness	A3	0.310	0.350	0.390	
Substrate Thickness	A5	0.110	0.130	0.150	
Raw Ball Size	t'	0.250			
Ball Size(After Reflow)	b	0.230	0.280	0.330	
Package Edge Tolerance	aaa	0.150			
Mold Flatness	ccc	0.200			
Coplanarity	ddd	0.080			
Ball Offset (Package)	eee	0.150			
Ball Offset (Ball)	fff	0.050			
Ball Count	n	64			
Edge Ball Center to Center	X	D1	3.500		
	Y	E1	3.500		
Edge Ball Center to Package Edge	X	gD	0.750		
	Y	gE	0.750		

NOTES:

1. DIMENSIONS ARE IN MILLIMETERS.
2. ALL DIMENSIONS AND TOLERANCE CONFORM TO ASME Y14.5M-2009.
3. TERMINAL POSITIONS DESIGNATION PER JE5D 95.
4. DIMENSION "b" IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER PARALLEL TO PRIMARY DATUM C.
5. BGA PAD SOLDER MASK OPENING IS 00.27mm.





3.2 BGA72

3.2.1 BGA72 Pinout



Top view

3.2.2 BGA72 Package


TOP VIEW

SIDE VIEW

BOTTOM VIEW

DETAIL A
COMMON DIMENSIONS

(UNITS OF MEASURE=MILLIMETER)


ITEM	SYMBOL	COMMON DIMENSIONS			
		MIN.	NOM.	MAX.	
Body Size	X	D	4.300	4.400	4.500
	Y	E	3.660	3.760	3.860
Ball Pitch	X	eD	0.400		
	Y	eE	0.400		
Total Thickness	A	0.662	0.733	0.804	
Ball Stand Off	A1	0.138	0.188	0.238	
Mold+Substrate	A2	0.495	0.545	0.595	
Mold Thickness	A3	0.325	0.365	0.405	
Substrate Thickness	A5	0.150	0.180	0.210	
Ball Size	b	0.208	0.258	0.308	
Package Edge Tolerance	aaa	0.100			
Mold Flatness	ccc	0.200			
Coplanarity	ddd	0.080			
Ball Offset (Package)	eee	0.150			
Ball Offset (Ball)	fff	0.050			
Ball Count	n	72			
Edge Ball Center to Center	X	D1	3.200		
	Y	E1	3.200		
Edge Ball Center to Package Edge	X	gD	0.600		
	Y	gE	0.280		

NOTES:

1. DIMENSIONS ARE IN MILLIMETERS.
2. ALL DIMENSIONS AND TOLERANCE CONFORM TO ASME Y14.5M-2009.
3. TERMINAL POSITIONS DESIGNATION PER JESD 95.





3.3 BGA81

3.3.1 BGA81 Pinout



Top view

3.3.2 BGA81 Package


TOP VIEW

SIDE VIEW

BOTTOM VIEW

DETAIL A
COMMON DIMENSIONS

(UNITS OF MEASURE=MILLIMETER)

ITEM	SYMBOL	COMMON DIMENSIONS			
		MIN.	NOM.	MAX.	
Body Size	X	D	4.300	4.400	4.500
	Y	E	3.660	3.760	3.860
Ball Pitch	X	eD	0.400		
	Y	eE	0.400		
Total Thickness	A	0.662	0.733	0.804	
Ball Stand Off	A1	0.138	0.188	0.238	
Mold+Substrate	A2	0.495	0.545	0.595	
Mold Thickness	A3	0.325	0.365	0.405	
Substrate Thickness	A5	0.150	0.180	0.210	
Ball Size	b	0.208	0.258	0.308	
Package Edge Tolerance	aaa	0.100			
Mold Flatness	ccc	0.200			
Coplanarity	ddd	0.080			
Ball Offset (Package)	eee	0.150			
Ball Offset (Ball)	fff	0.050			
Ball Count	n	81			
Edge Ball Center to Center	X	D1	3.200		
	Y	E1	3.200		
Edge Ball Center to Package Edge	X	gD	0.600		
	Y	gE	0.280		

NOTES

1. DIMENSIONS ARE IN MILLIMETERS.
2. ALL DIMENSIONS AND TOLERANCE CONFORM TO ASME Y14.5M-2009.
3. TERMINAL POSITIONS DESIGNATION PER JESD 95.

4 Version History

Date	Version	Changes
2026.1.22	V1.0.0	Initial release.

5 Disclaimer

This document is the exclusive property of NSING TECHNOLOGIES PTE. LTD. (Hereinafter referred to as NSING). This document, and the product of NSING described herein (Hereinafter referred to as the Product) are owned by NSING under the laws and treaties of Republic of Singapore and other applicable jurisdictions worldwide. The intellectual properties of the product belong to NSING Technologies Inc. and NSING Technologies Inc. does not grant any third party any license under its patents, copyrights, trademarks, or other intellectual property rights. Names and brands of third party may be mentioned or referred thereto (if any) for identification purposes only. NSING reserves the right to make changes, corrections, enhancements, modifications, and improvements to this document at any time without notice. Please contact NSING and obtain the latest version of this document before placing orders. Although NSING has attempted to provide accurate and reliable information, NSING assumes no responsibility for the accuracy and reliability of this document. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. In no event shall NSING be liable for any direct, indirect, incidental, special, exemplary, or consequential damages arising in any way out of the use of this document or the Product. NSING Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, Insecure Usage'. Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, all types of safety devices, and other applications intended to supporter sustain life. All Insecure Usage shall be made at user's risk. User shall indemnify NSING and hold NSING harmless from and against all claims, costs, damages, and other liabilities, arising from or related to any customer's Insecure Usage Any express or implied warranty with regard to this document or the Product, including, but not limited to. The warranties of merchantability, fitness for a particular purpose and non-infringement are disclaimed to the fullest extent permitted by law. Unless otherwise explicitly permitted by NSING, anyone may not use, duplicate, modify, transcribe or otherwise distribute this document for any purposes, in whole or in part.