



# N32G031x Series Errata Sheet V1. 1

## Contents

<b>1</b>	<b>Errata List.....</b>	<b>1</b>
<b>2</b>	<b>PWR .....</b>	<b>2</b>
2.1	Power on after power off .....	2
<b>3</b>	<b>RCC.....</b>	<b>3</b>
3.1	LSE is affected by toggling of adjacent pins .....	3
<b>4</b>	<b>GPIO and AFIO .....</b>	<b>4</b>
4.1	GPIO analog function .....	4
4.2	IO reverse current .....	4
<b>5</b>	<b>ADC.....</b>	<b>4</b>
5.1	When the injection channel is triggered, the regular channel is also triggered .....	4
5.2	ADC injection channel conversion .....	4
<b>6</b>	<b>SPI&amp;I2S .....</b>	<b>5</b>
6.1	SPI .....	5
6.1.1	SPI baud rate setting .....	5
6.1.2	Slave mode CRC check .....	5
6.2	I2S.....	6
6.2.1	PCM long frame mode.....	6
6.2.2	I2S master clock is not output.....	6
<b>7</b>	<b>I2C.....</b>	<b>6</b>
7.1	A software event that must be managed before the current byte is transferred. ....	6
7.2	Attentions when reading a single byte at time .....	7
7.3	Using DMA concurrently with other peripherals .....	7
<b>8</b>	<b>USART .....</b>	<b>7</b>
8.1	Parity error flag.....	7
8.2	RTS hardware flow control.....	8
<b>9</b>	<b>TIM.....</b>	<b>9</b>
9.1	TIM overcapture .....	9

9.2 ADTIM and GPTIM cannot generate compare events under certain circumstances ..... 9

**10 LPTIM..... 9**

10.1 LPTIM COUNTMODE..... 9

**11 RTC ..... 10**

11.1 RTC Timing..... 10

11.2 RTC subsecond match ..... 10

11.3 RTC second match..... 10

11.4 RTC calendar function cannot be initialized multiple times within 1 second..... 11

**12 Marking information ..... 12**

**13 Version history ..... 12**

**14 Notice..... 13**

# 1 Errata List

**Table 1-1 Errata overview**

Errata link		Chip version		
		Version A	Version B	
Section 2: PWR	Section 2.1: Power on after power off	•	-	
Section 3: RCC	Section 3.1: LSE is affected by toggling of adjacent pins	•	•	
Section 4: GPIO and AFIO	Section 4.1: GPIO analog function	•	•	
	Section 4.2: IO reverse current	•	•	
Section 5: ADC	Section 5.1: When the injection channel is triggered, the regular channel is also triggered	•	•	
	Section 5.2: ADC injection channel conversion	•	-	
Section 6: SPI&I2S	Section 6.1 SPI	Section 6.1.1: SPI baud rate setting	•	•
		Section 6.1.2: Slave mode CRC check	•	•
	Section 6.2: I2S	Section 6.2.1: PCM long frame mode	•	•
		Section 6.2.2: I2S master clock is not output	•	-
Section 7: I2C	Section 7.1: A software event that must be managed before the current byte is transferred	•	•	
	Section 7.2: Attentions when reading a single byte at time	•	•	
	Section 7.3: Using DMA concurrently with other peripherals	•	-	
Section 8: USART	Section 8.1: Parity error flag	•	•	
	Section 8.2: RTS hardware flow control	•	•	
Section 9: TIM	Section 9.1: TIM overcapture	•	•	
	Section 9.2: ADTIM and GPTIM cannot generate compare events under certain circumstances	•	•	
Section 10: LPTIM	Section 10.1: LPTIM COUNTMODE	•	-	
Section 11: RTC	Section 11.1: RTC Timing	•	-	
	Section 11.2: RTC subsecond match	•	•	
	Section 11.3: RTC second match	•	•	
	Section 11.4: RTC calendar function cannot be initialized multiple times within 1 second	•	•	

## 2 PWR

### 2.1 Power on after power off

**Description**

When the power supply is powered off, the power is not completely powered down to about 1.6V and then powered on to the normal working voltage, the power-on may not be successful.

**Resolution**

When the MCU is powered off, it is necessary to ensure that the chip VDD voltage drops below 100mV, and then power on to the normal operating voltage.

## 3 RCC

### 3.1 LSE is affected by toggling of adjacent pins

**Description**

LSE is affected by toggling of adjacent pins.

**Resolution**

Avoid toggling of adjacent pins of LSE

## 4 GPIO and AFIO

### 4.1 GPIO analog function

#### Description

When the 4 GPIOs PA1/PA2/PA3/PA4 are in the high-level output state, when they switch to the analog function, there will be a short output voltage drop of about 30mv during the switching process.

#### Resolution

Avoid the above methods of use.

### 4.2 IO reverse current

#### Description

If the IO that does not support failsafe is powered on before VDD, an exception may occur at this time, and the external pin reset cannot return to normal after the exception.

#### Resolution

It is recommended that customers use the power-on of VDD prior to the power-on of IO.

## 5 ADC

### 5.1 When the injection channel is triggered, the regular channel is also triggered

#### Description

The ADC converts continuously, and the external trigger of the regular channel is disabled. When the software or hardware trigger injection channel conversion, the regular channel may be converted, and the corresponding status bit of the regular channel conversion will be set.

#### Resolution

Ignore the status bit and data generated by the regular channel.

### 5.2 ADC injection channel conversion

#### Description

The injection channel conversion is triggered immediately after the regular channel conversion is completed, and the injection channel conversion cannot be completed.

**Resolution**

None

## 6 SPI&I2S

### 6.1 SPI

#### 6.1.1 SPI baud rate setting

**Description**

In SPI master mode and the CRC check function is enabled, when the SPI clock frequency is greater than 14MHz, the CRC check is abnormal.

**Resolution**

In SPI master mode and CRC check function is enabled, the SPI clock frequency is not greater than 14MHz.

#### 6.1.2 Slave mode CRC check

**Description**

SPI works in slave mode and CRC check has been enabled. Even if the NSS pin is high, as long as the SPI receives the clock signal, the CRC calculation will still be performed.

**Resolution**

Before using the CRC check, first clear the CRC data register so that the master and slave devices can keep the CRC check synchronously. The steps are as follows:

1. SPI enable bit reset (set to 0)
2. CRC check bit reset (set to 0)
3. CRC check bit set (set to 1)
4. SPI enable bit is set (set to 1)



## 6.2 I2S

### 6.2.1 PCM long frame mode

#### Description

When I2S works in master mode, PCM long frame mode, and the data format is "32bit" or "16bit extended to 32bit", the WS signal is one cycle per 16bit instead of 32bit.

#### Resolution

When I2S is the master mode and the long frame mode must be used, the 16bit data mode should be used.

### 6.2.2 I2S master clock is not output

#### Description

When I2S works in master mode, MCLK is enabled, and MCLK does not output after I2S transmission starts.

#### Resolution

None

## 7 I2C

### 7.1 A software event that must be managed before the current byte is transferred.

#### Description

When EV7, EV7\_1, EV6\_1, EV6, EV2, EV8, and EV3 events occur, the events must be processed before the current byte is transferred, otherwise there may be a problem of reading an extra byte, reading duplicate data, or losing data. If the software does not read the N-1th byte before the stop signal is generated, the Nth byte in the shift register is corrupted (shifted one bit to the left).

#### Resolution

1. When using I2C to transfer more than one byte, try to use DMA mode
2. When using I2C interrupt, adjust the interrupt priority to the highest priority of the application
3. When the read data reaches the N-1th byte:
  - a) Detect BSF as 1
  - b) Configure SCL as GPIO open-drain output and set it to 0

- c) Set STOPGEN as 1
- d) Read the N-1th byte
- e) Configure SCL as I2C multiplexing function open-drain output mode
- f) read the last byte

## 7.2 Attentions when reading a single byte at time

### Description

In the master read mode, when the length of the read byte is a single byte, a read data error may occur.

### Resolution

When read single byte:

- a) After receive ADDR<sub>F</sub>
- b) Set ACKEN bit as 0
- c) Clear ADDR<sub>F</sub> bit (Cleared by reading STS1 and then STS2)
- d) Set STOPGEN as 1
- e) Read last byte.

## 7.3 Using DMA concurrently with other peripherals

### Description

During I2C using DMA communication, if other peripherals are also using DMA, I2C communication will be abnormal.

### Resolution

There are two workarounds:

1. During I2C using DMA communication, turn off other peripheral DMA.
2. When receive the penultimate byte, set the DMALAST bit of I2C->CTRL2

## 8 USART

### 8.1 Parity error flag

#### Description

During the reception of one byte of data, before the stop bit is received, a parity error is detected, and the parity error flag is set. During this period, the parity error flag cannot be cleared by software (reading the status register and then reading the data register). If the parity error interrupt is enabled, the parity error interrupt handler will be entered multiple times.

**Resolution**

After the read data buffer flag is set, after receiving the data, the operation of clearing the parity error flag is performed. If the parity error interrupt is enabled, in order to avoid entering the interrupt processing function multiple times, when the parity error interrupt is entered for the first time, the parity error interrupt is turned off, and after the data is received, the parity error interrupt is turned on again.

## 8.2 RTS hardware flow control

**Description**

Enable RTS hardware flow control. When the USART receives data, the RTS signal will be automatically pulled high. If the byte data is not read from the data register in time, and a new byte is sent to the USART (violating the flow control protocol), the RTS signal will be pulled low again. USART waits again to receive the next frame of data.

**Resolution**

Before the next new data is received, the data is read out from the data register in time.

## 9 TIM

### 9.1 TIM overcapture

#### Description

When reading the capture data register data (under normal circumstances, the read data register operation will cause the capture flag to be cleared), a trigger capture is generated externally, even if the previous capture has been correctly read and the new capture data is also sent to the register exactly, but the overcapture flag is still detected. The system is critical for overcapture, but no capture data is lost.

#### Resolution

None

### 9.2 ADTIM and GPTIM cannot generate compare events under certain circumstances

#### Description

In edge-aligned mode, in up-counting PWM1 mode, when the current PWM cycle CCDATx shadow register  $\geq$  AR value, the shadow register value of CCDATx in the next PWM cycle is 0. At the moment when the PWM cycle counter is 0, although the counter value = CCDATx shadow register value = 0 and OCxREF = 0, but still no compare event is generated.

#### Resolution

If it is not required that "the compare event is generated at the time when the counter value = CCDATx shadow register value = 0", the compare event generated through another channel can replace the compare event that is not generated.

## 10 LPTIM

### 10.1 LPTIM COUNTMODE

#### Description

Configure the LPTIM clock source selection as the internal clock source timing, the counter mode is that when the counter increments according to each valid clock pulse on the LPTIM external Input1, the count value CNT can only count to ARR-1, and other configurations can count to ARR.

**Resolution**

None

## 11 RTC

### 11.1 RTC Timing

**Description**

When the RTC is working, external reset/system reset will cause the clock provided by the HSE, LSE, and LSI to the RTC to be suspended, resulting in the suspension of the RTC counting.

**Resolution**

None

### 11.2 RTC subsecond match

**Description**

The RTC programmable alarm clock function does not enable matching of date, hour, minute and second, but only enables matching of sub-seconds (that is, an alarm interrupt is generated when sub-seconds match in every second). The alarm interrupt cannot be generated in the first sub-second match after the alarm function is enabled, and the alarm interrupt is generated for each sub-second match after that.

**Resolution**

None

### 11.3 RTC second match

**Description**

When the alarm clock configuration second matches, the chip enters the SLEEP mode. When the alarm interrupt is generated to wake up the chip from SLEEP, and the interrupt processing function is executed (only the operation of clearing the interrupt flag bit is performed), it immediately enters the STOP mode. The next alarm interrupt cannot wake the chip from STOP mode.

**Resolution**

Before setting the RTC time, you need to enter the RTC initialization mode. Before entering the RTC initialization mode, you need to wait for the value of the sub-second register to be less than the synchronous prescaler value and cannot be 0.

## **11.4 RTC calendar function cannot be initialized multiple times within 1 second**


### **Description**

The RTC calendar function is initialized multiple times within 1 second, so that the RTC alarm clock interrupt cannot be generated.

### **Resolution**

The interval between two initializations of the RTC calendar function is more than 1 second.

## 12 Marking information



## 13 Version history

Date	Version	Description
2022.3.18	V1.0	1. Initial version
2022.6.15	V1.1	<ol style="list-style-type: none"> <li>1. Add section 9.2, ADTIM and GPTIM cannot generate compare events under certain circumstances</li> <li>2. Modify section 3.1. Does not specify the specific value of the toggle frequency and pin.</li> <li>3. Delete watermark, modify notice</li> <li>4. Add section 11.4, RTC calendar function cannot be initialized multiple times within 1 second</li> </ol>

## 14 Notice

This document is the exclusive property of Nations Technologies Inc. (Hereinafter referred to as NATIONS). This document, and the product of NATIONS described herein (Hereinafter referred to as the Product) are owned by NATIONS under the laws and treaties of the People's Republic of China and other applicable jurisdictions worldwide.

NATIONS does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. Names and brands of third party may be mentioned or referred thereto (if any) for identification purposes only.

NATIONS reserves the right to make changes, corrections, enhancements, modifications, and improvements to this document at any time without notice. Please contact NATIONS and obtain the latest version of this document before placing orders.

Although NATIONS has attempted to provide accurate and reliable information, NATIONS assumes no responsibility for the accuracy and reliability of this document.

It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. In no event shall NATIONS be liable for any direct, indirect, incidental, special, exemplary, or consequential damages arising in any way out of the use of this document or the Product.

NATIONS Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at user's risk. User shall indemnify NATIONS and hold NATIONS harmless from and against all claims, costs, damages, and other liabilities, arising from or related to any customer's Insecure Usage.

Any express or implied warranty with regard to this document or the Product, including, but not limited to, the warranties of merchantability, fitness for a particular purpose and non-infringement are disclaimed to the fullest extent permitted by law.

Unless otherwise explicitly permitted by NATIONS, anyone may not use, duplicate, modify, transcribe or otherwise distribute this document for any purposes, in whole or in part.