Design guide

N32G43X & N32L40X & N32L43X series hardware design guide

Introduction

This document details the hardware design checklist for N32G43X & N32L40X & N32L43X series MCUs to provide users with hardware design guidance.

Nations Technologies ALL Rights Reserved



CONTENS

1.	N32G43X	& DS_N32L40X & DS_N32L43X Series MCU Hardware Design Checklist	1			
	1.1	Introduction to Power Supply	1			
	1.2	VDD power supply scheme	1			
	1.3	External pin reset circuit	1			
	1.4	External clock circuit	1			
	1.5	Boot Pin Connection	2			
	1.6	Independent ADC Converter				
	1.7	IO power-on pulse processing	5			
	1.8	IO withstand voltage	6			
	1.9	Anti-static design	7			
	1.9.1	PCB Design	7			
	1.9.2	ESD Protection Devices	7			
	1.10	Debug Interface				
	1.11	BOOT serial interface	8			
2.	Overall De	esign Suggestions	9			
3.	Minimum System Reference Design Schematic 1					
	3.1	LQFP80	10			
	3.2	LQFP64	11			
	3.3	LQFP48	12			
	3.4	LQFP32	13			
	3.5	QFN64	14			
	3.6	QFN48	15			
	3.7	QFN32	16			
	3.8	QFN28	17			
4.	PCB LAY	OUT Reference	18			
5.	Typical failure analysis					
	5.1	Short circuit between power pins and ground	19			
	5.2	GPIO damage	19			
	5.3	ADC sampling inaccurate	19			
6.	Version his	story	21			
7.	Notice		22			

1. N32G43X & DS_N32L40X & DS_N32L43X Series MCU Hardware

Design Checklist

1.1 Introduction to Power Supply

The operating voltage (VDD) of N32G43X/N32L40X/N32L43X series chips is 1.8V~3.6V. Mainly: VDD, VDDA pins. For details, please refer to the relevant datasheet.

1.2 VDD power supply scheme

VDD is the main power supply of MCU, which must be powered by a stable external power supply, the voltage range is 1.8V~3.6V, all VDD pins need to place a 0.1uF decoupling capacitor nearby, and one VDD pin needs to add a 4.7uF decoupling capacitors. For the specific design of the decoupling capacitor, please refer to the reference design schematic diagram of the minimum system of each package in Chapter 3.

VDDA is an analog power supply, which provides power for ADC, DAC, OPAMP, and COMP. It is recommended to place a 0.1uF and a 1uF capacitor on the VDDA input pin.

1.3 External pin reset circuit

A system reset occurs when a low level (external reset) occurs on the NRST pin. The external NRST pin reset reference circuit is as follows.




Figure 1-1 System reset diagram

Note: The reset pin NRST cannot be left floating during design, and the external capacitor 1uF is given as a typical reference value. If the reset time needs to be accelerated, the NRST pin can be pulled up externally, and the typical value of the pull-up resistor is 10K. In addition, the user can decide whether to add a reset button according to the actual needs of the product

1.4 External clock circuit

N32G43X/N32L40X/N32L43X series MCU contains 2 external clocks: external high-speed clock HSE



(4MHz~32MHz) and external low-speed clock LSE (usually 32.768KHz).

HSE and LSE configure the corresponding load capacitance according to the characteristics of the crystal oscillator. For details, please refer to the description of the external clock characteristics in the relevant datasheet.

When using LSE, the adjacent IO pins (PC13 and PD14) cannot have GPIO toggle level signals. Refer to Figure 1-2 for adjacent pins. Inverted level signal will cause unstable LSE operation.




Figure 1-2 PC13/PD14 pins cannot have flip signals

1.5 Boot Pin Connection

The figure below shows the external connections required for the N32G43X/N32L40X/N32L43X series chip to select the boot memory. Please refer to the relevant section of the datasheet for the startup mode.




Figure 1-3 Implementation example of startup mode

The BOOT pin is pulled high, and the chip is started from the BOOT area after reset; the BOOT pin is pulled low, and the chip is started from the user area after reset.

Note: The resistance values in the figure are given as typical reference values only.

Nation 😵

1.6 Independent ADC Converter

In order to improve the conversion accuracy, the ADC has a pair of independent power supplies, an independent VDDA pin powers the ADC, and the VSSA pin is used as the ground terminal of the analog power supply. It can be separately filtered and shielded from noise on the PCB to power the ADC.

Regarding the ADC circuit design, please pay attention to the following points:

- 1) When using ADC sampling, it is recommended to shorten the external wiring distance;
- It is recommended to keep away from some high frequency inversion signals around the input signal of ADC;
- 3) Note the maximum supported rates for slow and fast channels:

When the input frequency of N32G43x_L43x series is 72MHZ, the sampling rate of ADC fast channel should not exceed 5Msps, and the sampling rate of ADC slow channel should not exceed 2.5Msps; Under the condition that the input main frequency of N32L40x series is 64MHZ, the sampling rate of ADC fast channel should not exceed 4.5Msps, and the sampling rate of ADC slow channel should not exceed 4.5Msps, and the sampling rate of ADC slow channel should not exceed 2.5Msps.

- During ADC conversion, the chip does not support modifying the ADC configuration. If you need to modify the configuration, you need to wait for the current conversion to end or turn off the ADC before configuring;
- 5) When a certain ADC channel is used, negative voltage (such as -0.2V) cannot be applied to other unused ADC sampling channels. If this negative voltage is applied, the voltage of the normally sampled ADC channel will be pulled down, resulting in sampling. data is inaccurate;
- 6) When using ADC, the maximum value of RAIN cannot be too large, and it needs to comply with the following formula:

$$R_{AIN} < \frac{T_{S}}{f_{ADC} \times C_{ADC} \times \ln(2^{N+2})} - R_{ADC}$$






Figure 1-4 Influence of series resistance of ADC input port

The following figure shows the ADC sampling configuration rule table under typical input impedance:

ADC input clock frequency:72MHz					
Equivalent impedance(Ω)	Min Sampling cycle	Min Sampling Time(ns)	ADC Sampleing+ Convert Time(us)	ADC maximum sample rate (Ksps)	
0	1.75	24.26	0.198	5053.8	
100	2.10	29.11	0. 203	4932.8	
330	2.90	40.27	0.214	4675.5	
470	3.39	47.06	0. 221	4531.5	
1000	5.24	72.78	0.246	4058.6	
2200	9.43	131.00	0.305	3282.8	
4700	18.17	252. 31	0.426	2347.9	
10000	36.68	509.46	0.683	1464.0	
30000	106.55	1479.87	1.653	604.8	
51000	179.91	2498.80	2.672	374.2	
100000	351.09	4876.29	5.050	198.0	
470000	1643.67	22828.80	23.002	43.5	
1000000	3495.21	48544.56	48.718	20.5	

Figure 1-5 N32G43x _L43x series ADC sampling configuration rule table



ADC input clock frequency:64MHz					
Equivalent impedance(Ω)	Min Sampling cycle	Min Sampling Time(ns)	ADC Sampleing+ Convert Time(us)	ADC maximum sample rate (Ksps)	
0	1.55	24.26	0. 220	4554.3	
100	1.86	29.11	0.224	4455.8	
330	2.58	40.27	0.236	4244.8	
470	3.01	47.06	0.242	4125.8	
1000	4.66	72.78	0.268	3730.0	
2200	8.38	131.00	0.326	3064.5	
4700	16.15	252.31	0.448	2234.0	
10000	32.61	509.46	0.705	1418.9	
30000	94.71	1479.87	1.675	597.0	
51000	159.92	2498.80	2.694	371.2	
100000	312.08	4876.29	5.072	197.2	
470000	1461.04	22828.80	23.024	43.4	
1000000	3106.85	48544.56	48.740	20.5	

Figure 1-6 N32L40x series ADC sampling configuration rule table

Note: The sampling time needs to be comprehensively configured according to the input clock and the optional sampling period of the ADC register. In principle, the ADC sampling period configuration should be greater than or equal to the minimum number of sampling periods in the table.

1.7 IO power-on pulse processing

During the power-on process, because the IO is in a high-impedance state and the internal circuit coupling characteristics, a high-level pulse will appear on the IO at the moment of power-on (the actual high-pulse voltage value should be measured by the user). If the pulse will affect its application, it is recommended to add an appropriate capacitor (1nF~100nF) or an appropriate pull-down resistor (10K~100K) on the corresponding IO.

The following picture shows the waveform of IO (PA9) during the power-on process of the development board N32G43XRL-STB_1.0:






Figure 1-7 IO (PA9) waveform during power-on

The following figure shows the waveform of the development board N32G43XRL-STB_1.0 after the IO (PA9) is added with a 10K pull-down resistor during the power-on process:




Figure 1-8 Waveform after IO (PA9) plus pull-down resistor during power-on process

1.8 IO withstand voltage

When using the chip, please pay attention to the withstand voltage value of each IO. In the I/O structure defined by pin multiplexing in the datasheet, TTa: 3.3V standard IO is marked. This type of IO communicates with other external IOs in different voltage domains. , need to do level conversion.



	封	装				لت) ع	F . 9	可选的复用功能 ⁽³⁾		
QFN28	LQFP32	LQFP48	LQFP64	管脚名称(复位后)	类型⑴	I/0 电3	~ ~	复用功能	可选功能	
-	1	1	1	VDD	S	-	-	-	-	
-	-	2	2	PC13-TAMPER- RTC ⁽⁴⁾	I/O	ТТа	Yes	TIM1_CH1N EVENTOUT	TAMP1-RTC RTC_OUT WKUP2	
-	-	3	3	PC14- OSC32_IN ⁽⁴⁾	I/O	ТТа	Yes	-	OSC32_IN	
-	-	4	4	PC15- OSC32_OUT ⁽⁴⁾	I/O	TTa	Yes	-	OSC32_OUT	

Figure 1-9 I/O structure defined by pin multiplexing in the datasheet

Note: TTa: 3.3V standard IO. When using the chip, pay attention to the impact of signals higher than 3.3V on IO.

1.9 Anti-static design

1.9.1 PCB Design

For the PCB design of ordinary two-layer boards, it is recommended to do wrapping around the signal lines, and try to cover the edges of the PCB as much as possible. If the cost allows, it can be designed with a four-layer board or a multi-layer board. In a multi-layer PCB, the ground plane acts as an important charge source, which can offset the charge on the electrostatic discharge source, which is conducive to reducing the electrostatic field band. The ground plane of the PCB can also be used as a shield for the signal line (of course, the larger the opening of the ground plane, the lower the shielding effectiveness). In addition, if a discharge occurs, since the ground plane of the PCB board is large, the charge is easily injected into the ground plane, rather than into the signal line. This will help protect the component, because the charge can be drained before causing component damage.

1.9.2 ESD Protection Devices

In the actual product design, the chip itself has a certain anti-static ability. The static level of N32G43X/N32L40X/ N32L43X series MCU ESD (HBM) mode is +/-4KV, but if there is a higher ESD protection level requirement, and the pins of the chip need Direct external connection is used as the output or input port of the product. At this time, the pins of the chip are directly exposed to the outermost part of the product, and cannot be isolated by laying the ground or other means. Under this condition, it is generally necessary to consider an external ESD protection device. TVS diode is a typical ESD protection device. The following is an example of a typical connection method.




Figure 1-10 TVS connection on I/O pins



1.10 Debug Interface

N32G43X/N32L40X/N32L43X series chips support serial interface (SWD) and JTAG debug interface, please refer to the relevant user manual for detailed application.

Debug Signal	GPIO Pins
JTMS/SWDIO	PA13
JTCK/SWCLK	PA14
JTDI	PA15
JTDO	PB3
JNTRST	PB4

Table 1-1 Debug Interface

1.11 BOOT serial interface

N32G43X/N32L40X/N32L43X series chips support BOOT serial communication. The serial interface is as follows:

BOOT Serial Port	GPIO Pins
USART1_TX	PA9
USART1_RX	PA10

Table 1-2 Serial port interface



2. Overall Design Suggestions

1) Printed circuit board

It is recommended to use a multi-layer printed circuit board with a dedicated independent ground plane (VSS) and a dedicated independent power supply plane (VDD), which can provide good coupling performance and shielding effect. In practical applications, if a multi-layer printed circuit board cannot be used considering the economical reason, a good grounding and power supply structure must be ensured when designing the circuit.

2) Component layout

In PCB design, different circuits need to be laid out separately according to the different effects of each device on EMI. For example, high-current circuits, low-voltage circuits, and high-frequency devices. Thereby reducing cross-coupling on the PCB.

3) ground and Power (VSS, VDD)

Each module (analog circuit, digital circuit, low-sensitivity circuit) should be grounded separately, the digital ground and the analog ground should be separated, and all the grounds should be connected together at one point eventually. According to the size of the printed circuit board current, try to increase the width of the power line to reduce the loop resistance. At the same time, the direction of the power wire and the ground wire and the direction of the current should be as consistent as possible, and the power supply should be as close to the ground wire as possible to reduce the area of the loop. This helps to enhance noise immunity. The area on the PCB without devices needs to be filled with ground to provide good shielding effect.

4) Decoupling

All power pins need to be properly connected to power. These connections, including pads, wires, and vias, should have as low impedance as possible. The method of increasing the wiring width is usually adopted, and decoupling capacitors must be placed close to the chip for each pair of VDD and VSS pins. The figure below shows a typical layout of the power/ground pins.




Figure 2-1 Typical layout of VDD/VSS pins



3. Minimum System Reference Design Schematic

3.1 LQFP80




Figure 3-1 LQFP80 Package Minimum System Reference Design Schematic



3.2 LQFP64




Figure 3-2 LQFP64 Package Minimum System Reference Design Schematic



3.3 LQFP48




Figure 3-3 LQFP48 Package Minimum System Reference Design Schematic



3.4 LQFP32




Figure 3-4 LQFP32 Package Minimum System Reference Design Schematic



3.5 QFN64




Figure 3-5 QFN64 Package Minimum System Reference Design Schematic



3.6 QFN48




Figure 3-6 QFN48 Package Minimum System Reference Design Schematic



3.7 QFN32




Figure 3-7 QFN32 Package Minimum System Reference Design Schematic



3.8 QFN28




Figure 3-8 QFN28 Package Minimum System Reference Design Schematic

Figure 3-1 to Figure 3-8 are the schematic diagrams of the minimum system reference design of each package of the N32G43X/N32L40X/N32L43 series, which mainly reflect the design of power supply decoupling capacitors, clocks, reset circuits, etc. The clock circuit depends on the user's design, and the chip supports internal high-speed and low-speed clocks available to the user for selection.



4. PCB LAYOUT Reference




Figure 4-1 LQFP64 Package PCB LAYOUT reference diagram

During PCB LAYOUT design, decoupling capacitors need to be placed near each power pin. The external crystals and traces of the HSE and LSE should be grounded as much as possible. The area below the crystals close to the crystals also needs to be grounded, and no signal lines can pass through them to prevent the signal lines from interfering with the crystal signals.



5. Typical failure analysis

The common problems and analysis methods encountered by customers in the process of using the chip are described as follows.

5.1 Short circuit between power pins and ground

Problem Description:

The VDD pin of the chip is short-circuited with the GND test, and the chip is abnormally hot after power-on.

Problem check:

- 1) Whether the VDD decoupling capacitor has insufficient withstand voltage to cause the capacitor to break down and short circuit.
- 2) When the product starts up, whether the VDD voltage exceeds the specified maximum value.
- 3) Whether there is an overshoot voltage exceeding the maximum value of VDD during the operation of the product.
- 4) In the process of production and use, whether there is static electricity that causes chip damage.

5.2 GPIO damage

Problem Description:

The chip GPIO cannot output a high level or a low level normally, the GPIO is used as an input to detect the level error, the VIH or VIL test value is abnormal, and the pin impedance is abnormal.

Problem check:

- Whether the external input voltage to the chip GPIO exceeds the maximum value, such as the 5V-tolerant I/O input voltage exceeding 5V.
- 2) In the process of product production and testing, whether there is a high voltage input to the GPIO port.
- In product design, whether there is a high-voltage signal near the GPIO trace coupled to the GPIO input port.
- 4) In the process of production and use, whether there is static electricity that causes chip damage.

5.3 ADC sampling inaccurate

Problem Description:

When sampling the voltage at the ADC input port of the chip, the sampling voltage is inaccurate.

Problem check:

Refer to Section 1.6 to confirm whether the hardware and software settings meet the requirements of ADC



considerations.

www.nationstech.com



6. Version history

Version	Date	Remark
V1.0	2022-4-6	Create documentation
V1.1	2022-6-8	 Modified the chapter 1.4 External Clock Circuit (added the precautions for using LSE) Added chapter 1.5 Startup Pin Connection Modify the chapter 1.6 Independent ADC Converter (modify the precautions for ADC use) Added chapter 1.7 IO port power-on pulse processing Add chapter 1.8 IO withstand voltage value Add Chapter 1.9 Anti-static Design Added chapter 1.11 Dobug Interface Added chapter 5 Typical Failure Analysis



7. Notice

This document is the exclusive property of Nations Technologies Inc. (Hereinafter referred to as NATIONS). This document, and the product of NATIONS described herein (Hereinafter referred to as the Product) are owned by NATIONS under the laws and treaties of the People's Republic of China and other applicable jurisdictions worldwide.

NATIONS does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. Names and brands of third party may be mentioned or referred thereto (if any) for identification purposes only.

NATIONS reserves the right to make changes, corrections, enhancements, modifications, and improvements to this document at any time without notice. Please contact NATIONS and obtain the latest version of this document before placing orders.

Although NATIONS has attempted to provide accurate and reliable information, NATIONS assumes no responsibility for the accuracy and reliability of this document.

It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. In no event shall NATIONS be liable for any direct, indirect, incidental, special, exemplary, or consequential damages arising in any way out of the use of this document or the Product.

NATIONS Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at user's risk. User shall indemnify NATIONS and hold NATIONS harmless from and against all claims, costs, damages, and other liabilities, arising from or related to any customer's Insecure Usage.

Any express or implied warranty with regard to this document or the Product, including, but not limited to, the warranties of merchantability, fitness for a particular purpose and non-infringement are disclaimed to the fullest extent permitted by law.

Unless otherwise explicitly permitted by NATIONS, anyone may not use, duplicate, modify, transcribe or otherwise distribute this document for any purposes, in whole or in part